Literaturverzeichnis

1

R. Bauer, Numerische Berechnung von Kapazitäten in dreidimensionalen Verdrahtungsstrukturen.
Dissertation, Technische Universität Wien, 1994.
http://www.iue.tuwien.ac.at/phd/bauer.

2

C. Jin and J. Wetzel, ``Characterization and integration of porous extra low-k (XLK) dielectrics,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 99-101, 2000.

3

M. Bohr, ``Interconnect scaling - the real limiter to high performance ULSI,'' in Proc. Intl. Electron Devices Meeting, pp. 241-244, 1995.

4

Z. Kohári, V. Székely, M. Rencz, V. Dudek, and B. Höfflinger, ``Studies on the heat removal features of stacked SOI structures with a dedicated field solver program (SUNRED),'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

5

K. Banerjee, A. Amerasekera, N. Cheung, and C. Hu, ``High-current failure model for VLSI interconnects under short-pulse stress conditions,'' IEEE Electron Device Lett., vol. 18, no. 9, pp. 405-407, 1997.

6

M. G. Harbour and J. M. Drake, ``Calculation of signal delay in integrated interconnections,'' IEEE Trans. Circuits and Systems, vol. 36, no. 2, pp. 272-276, 1989.

7

J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, ``Signal delay in RC tree networks,'' IEEE Trans. Computer-Aided Design, vol. 2, no. 3, pp. 202-211, 1983.

8

T. Smedes, N. P. van der Meijs, and A. J. van Genderen, ``Extraction of circuit models for substrate cross-talk,'' in Proc. Intl. Conf. on Computer-Aided Design, (San Jose, USA), pp. 199-206, Nov. 1995.

9

D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, ``Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,'' IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, 1993.

10

K. Joarder, ``A simple approach to modeling cross-talk in integrated circuits,'' IEEE J. Solid-State Circuits, vol. 29, no. 10, pp. 1212-1219, 1994.

11

P. Restle, A. Ruehli, and S. G. Walker, ``Dealing with inductance in high-speed chip design,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 904-909, Juni 1999.

12

Z. He, M. Celik, and L. Pileggi, ``SPIE: sparse partial inductance extraction,'' in Proc. 34rd Design Automation Conference, (Anaheim, USA), Juni 1997.

13

D. C. Edelstein and J. N. Burghartz, ``Spiral and solenoidal inductor structures on silicon using Cu-damascene interconnects,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 18-20, Juni 1998.

14

M. Kamon, M. J. Tsuk, and J. White, ``Fasthenry: A multipole accelerated 3-D inductance extraction program,'' IEEE Trans. Microwave Theory and Techniques, vol. 42, no. 9, pp. 1750-1758, 1994.

15

M. W. Beattie and L. T. Pileggi, ``IC analyses including extracted inductance models,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 915-920, Juni 1999.

16

P. Waltz, L. Arnaud, G. Tartavel, and G. Lormand, ``Influence of thermal heating effect on pulsed DC electromigration result analysis,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

17

J. R. Black, ``Electromigration--A brief study and some recent results,'' IEEE Trans. Electron Devices, vol. 16, no. 4, pp. 338-347, 1969.

18

J. Coughlan, S. Foley, and A. Mathewson, ``Finite element analysis of stress distributions in interconnect structures,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

19

D. S. Gardner, J. D. Meindl, and K. C. Saraswat, ``Interconnection and electromigration scaling theory,'' IEEE Trans. Electron Devices, vol. ED-34, no. 3, pp. 633-643, 1987.

20

R. J. Gleixner and W. D. Nix, ``A physically based model of electromigration and stress-induced void formation in microelectronic interconnects,'' J. Appl. Phys., vol. 86, no. 4, pp. 1932-1944, 1999.

21

A. Witvrouw, P. Roussel, G. Beyer, J. Proost, and K. Maex, ``Incubation, time-dependent drift and saturation during Al-Si-Cu electromigration: Modelling and implications for design,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 27-29, Juni 1998.

22

G. Benstetter and A. von Glasow, ``IC-Ausfälle durch Elektromigration,'' Mikroelektronik F&M, vol. 107, no. 11, pp. 13-17, 1999.

23

M. Lerme, ``Multi layer metallization,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), pp. 314-320, 1997.

24

C. S. Chang, K. A. Monning, and M. Melliar-Smith, ``Interconnection challenges and the national technology roadmap for semiconductors,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 3-6, Juni 1998.

25

A. K. Stamper, M. B. Fuselier, and X. Tian, ``Advanced wiring RC delay issues for sub-0.25-micron generation CMOS,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 62-64, Juni 1998.

26

J. Zhang, D. Denning, G. Braeckelmann, R. Venkatraman, R. Fiordalice, and E. Weitzmann, ``CVD Cu process integration for sub-0.25 $\mbox{{\usefont{U}{eur}{m}{n}\char22}}$m technologies,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 163-165, Juni 1998.

27

C. Cregut, G. Le Carval, and J. Chilo, ``Low-k dielectrics influence on crosstalk: Electromagnetic analysis and characterization,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, USA), pp. 59-61, Juni 1998.

28

S. C. Sun, ``Process technologies for advanced metallization and interconnect systems,'' in Proc. Intl. Electron Devices Meeting, pp. 765-767, 1997.

29

P. Ghosh, R. Mangaser, C. Mark, and K. Rose, ``Interconnect-dominated VLSI design,'' in Proc. 20th Anniversary Conference on Advanced Research in VLSI, pp. 114 -122, 1999.

30

R. G. Pomerleau, P. D. Frazon, and G. L. Bilbro, ``Improved delay prediction for on-chip buses,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 497-451, Juni 1999.

31

J.-S. Yim and C.-M. Kyung, ``Reducing cross-coupling among interconnect wires in deep-submicron datapath designs,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 485-490, Juni 1999.

32

J. Cong, L. He, C.-K. Koh, and Z. Pan, ``Global interconnect sizing and spacing with consideration of coupling capacitance,'' in Proc. Intl. Conf. Computer Aided Design, (San Jose, USA), pp. 478-485, Nov. 1997.

33

S. S. Sapatnekar, ``Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff,'' IEEE Trans. Computer-Aided Design, vol. 15, no. 1, pp. 1001-1011, 1996.

34

K. Rahmat, O. S. Nakagawa, S.-Y. Oh, and J. Moll, ``A scaling scheme for interconnect in deep-submicron processes,'' in Proc. Intl. Electron Devices Meeting, pp. 245-248, 1995.

35

K. D. Boese, J. Cong, K. S. Leung, A. B. Kahng, and D. Zhou, ``On high-speed VLSI interconnects: Analysis and design,'' in Proc. IEEE Asia-Pacific Conf. on Circuits and Systems, pp. 35-40, Dez. 1992.

36

C.-P. Chen and N. Menezes, ``Noise-aware repeater insertion and wire sizing for on-chip interconnect using hierarchical moment matching,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 502-506, Juni 1999.

37

R. W. Dutton, ``The role of TCAD in parasitic analysis of IC's,'' in 23rd European Solid State Device Research Conference - ESSDERC'93 (J. Borel, P. Gentil, J. Noblanc, A. Nouailhat, and M. Verdone, eds.), (Gif-sur-Yvette Cedex, Frankreich), pp. 75-81, 1993.

38

E. Chiprout, ``Hierachical interconnect modeling,'' in Proc. Intl. Electron Devices Meeting, pp. 125-128, 1997.

39

L. J. Borucki, ``Living in an expanding TCAD space,'' in Proc. 2nd Intl. Conf. on Modeling and Simulation of Microsystems, (San Juan, USA), pp. 4-7, Apr. 1999.

40

N. P. van der Meijs and T. Smedes, ``Accurate interconnect modeling: Towards multi-million transistor chips as microwave circuits,'' in Proc. Intl. Conf. Computer Aided Design, (San Jose, USA), pp. 244-251, Nov. 1996.

41

M. Kamon, S. McCormick, and K. Shepard, ``Interconnect parasitic extraction in the digital IC design methodology,'' in Proc. Intl. Conf. on Computer-Aided Design, (San Jose, USA), pp. 223-230, Nov. 1999.

42

A. Ringhandt and H. Wagemann, ``An exact calculation of the two-dimensional capacitance of a wire and a new approximation formula,'' IEEE Trans. Electron Devices, vol. 40, no. 5, pp. 1028-1032, 1993.

43

A. Ruehli and P. Brennan, ``Capacitance models for integrated circuit metallization wires,'' IEEE J. Solid-State Circuits, vol. SC-10, no. 6, pp. 530-536, 1975.

44

R. Dang and N. Shigyo, ``Coupling capacitances for two-dimensional wires,'' IEEE Electron Device Lett., vol. EDL-2, no. 8, pp. 196-197, 1981.

45

C. Yuan and T. Trick, ``A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits,'' IEEE Electron Device Lett., vol. EDL-3, no. 12, pp. 391-393, 1982.

46

T. Sakurai and K. Tamaru, ``Simple formulas for two- and three-dimensional capacitances,'' IEEE Trans. Electron Devices, vol. ED-30, no. 2, pp. 183-185, 1983.

47

K.-J. Chang, S.-Y. Oh, and K. Lee, ``HIVE: An express and accurate interconnect capacitance extractor for submicron multilevel conductor systems,'' in VLSI Multilevel Interconnection Conf., (Santa Clara, USA), pp. 359-363, 1991.

48

J.-H. Chern, J. Huang, L. Arledge, P.-C. Li, and P. Yang, ``Multilevel metal capacitance models for CAD design synthesis systems,'' IEEE Electron Device Lett., vol. 13, no. 1, pp. 32-34, 1992.

49

P. Wright and Y. Shih, ``Capacitance of top leads metal-comparison between formula, simulation, and experiment,'' IEEE Trans. Computer-Aided Design, vol. 12, no. 12, pp. 1897-1902, 1993.

50

U. Choudhury and A. Sangiovanni-Vincentelli, ``Automatic generation of analytical models for interconnect capacitances,'' IEEE Trans. Computer-Aided Design, vol. 14, no. 4, pp. 470-480, 1995.

51

N. Arora, K. Raol, R. Schumann, and L. Richardson, ``Modeling and extraction of interconnect capacitances for multilayer VLSI circuits,'' IEEE Trans. Computer-Aided Design, vol. 15, no. 1, pp. 58-67, 1996.

52

J. Cong, L. He, A. B. Kahng, D. Noice, and S. H.-C. Yen, ``Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology,'' in Proc. 34rd Design Automation Conference, (Anaheim, USA), pp. 627-632, Juni 1997.

53

S.-C. Wong, P. S. Liu, J.-W. Ru, and S.-T. Lin, ``Interconnect capacitance models for VLSI circuits,'' Solid-State Electronics, vol. 42, no. 6, pp. 696-977, 1998.

54

S.-C. Wong, G.-Y. Lee, and D.-J. Ma, ``Modeling of interconnect capacitance, delay, and crosstalk in VLSI,'' IEEE Trans. Semiconductor Manufacturing, vol. 13, no. 1, pp. 108-111, 2000.

55

M. Horowitz and R. W. Dutton, ``Resistance extraction from mask layout data,'' IEEE Trans. Computer-Aided Design, vol. CAD-2, no. 3, pp. 145-150, 1983.

56

T. A. Johnson, R. W. Knepper, V. Marcello, and W. Wang, ``Chip substrate resistance modeling technique for integrated circuit design,'' IEEE Trans. Computer-Aided Design, vol. 3, no. 2, pp. 126-134, 1984.

57

A. J. van Genderen, N. P. van der Meijs, and T. Smedes, ``Fast computation of substrate resistances in large circuits,'' in Proc. European Design and Test Conf., (Paris, Frankreich), pp. 560-565, März 1996.

58

T. Li, C.-H. Tsai, E. Rosenbaum, and S.-M. Kang, ``Substrate modeling and lumped substrate resistance extraction for CMOS ESD/latchup circuit simulation,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 549-554, Juni 1999.

59

A. Deutsch, G. V. Kopcsay, V. A. Ranieri, J. K. Cataldo, E. A. Galligan, W. S. Graham, R. P. McGouey, S. L. Nunes, J. R. Paraszczak, J. J. Ritsko, R. J. Serino, C. Y. Shih, and J. S. Wilczynski, ``High-speed signal propagation on lossy transmission lines,'' IBM J. Res. Dev., vol. 34, no. 4, 1990.

60

A. Deutsch, G. V. Kopcsay, C. W. Surovic, B. J. Rubin, L. M. Terman, R. P. Dunne, Jr., T. A. Gallo, and R. H. Dennard, ``Modeling and characterization of long on-chip interconnections for high performance microprocessors,'' IBM J. Res. Dev., vol. 39, no. 5, pp. 547-567, 1995.

61

F. Charlet, C. Bermond, S. Putot, G. LeCarval, and B. Flechet, ``Extraction of $(r,l,c,g)$ interconnect parameters in 2D transmission lines using fast and efficient numerical tools,'' in Simulation of Semiconductor Processes and Devices, (Seattle, USA), pp. 87-89, Sept. 2000.

62

A. B. Kahng and S. Muddu, ``Delay analysis of VLSI interconnections using the diffusion equation model,'' in Proc. 31rd Design Automation Conference, pp. 563-569, Juni 1994.

63

A. B. Kahng, K. Masuko, and S. Muddu, ``Analytical delay models for VLSI interconnects under ramp input,'' in Proc. Intl. Conf. Computer Aided Design, (San Jose, USA), pp. 802-808, Nov. 1996.

64

A. B. Kahng and S. Muddu, ``Accurate analytical delay models for VLSI interconnects,'' in Proc. Intl. Symposium on Circuits and Systems, (Atlanta, USA), pp. 548-552, Mai 1996.

65

S.-Y. Kim, N. Gopal, and L. T. Pillage, ``Time-domain macromodels vor VLSI interconnect analysis,'' IEEE Trans. Computer-Aided Design, vol. 13, no. 10, pp. 1257-1270, 1994.

66

E. Tuncer and D. P. Neikirk, ``Highly accurate quasi-static modeling of microstrip lines over lossy substrates,'' IEEE Microwave and Guided Wave Lett., vol. 2, no. 10, pp. 409-411, 1992.

67

K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu, ``On thermal effects in deep sub-micron VLSI interconnects,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 885-891, Juni 1999.

68

C. T. Chuang and R. Puri, ``SOI digital CMOS VLSI - a design perspective,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 709-714, Juni 1999.

69

X. Gui, S. Dew, and M. Brett, ``Thermal simulation of thin-film interconnect failure caused by high current pulses,'' IEEE Trans. Electron Devices, vol. 42, no. 7, pp. 1386-1388, 1995.

70

G. Digele, S. Lindenkreuz, and E. Kasper, ``Electro-thermal interaction on circuit level under the influence of packaging,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

71

P. Waltz, G. Lormand, and L. Arnaud, ``Thermal analytical model for analysis of pulsed DC electromigration results,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

72

B. Krabbenborg, A. Bosma, H. de Graaff, and A. Mouthaan, ``Layout to circuit extraction for three-dimensional thermal-electrical circuit simulation of device structures,'' IEEE Trans. Computer-Aided Design, vol. 15, no. 7, pp. 765-774, 1996.

73

A. Cezairliyan, Specific heat of solids.
Hemisphere Publishing Corp., 1988.

74

A. Seidl, H. Klose, M. Svoboda, J. Oberndorfer, and W. Rösner, ``CAPCAL-a 3-D capacitance solver for support of CAD systems,'' IEEE Trans. Computer-Aided Design, vol. 7, no. 5, pp. 549-556, 1988.

75

A. Zemanian, R. Tewarson, C. Ju, and J. Jen, ``Three-dimensional capacitance computations for VLSI/ULSI interconnections,'' IEEE Trans. Computer-Aided Design, vol. 8, no. 12, pp. 1319-1326, 1989.

76

C. C. Taylor, G. N. Elkhouri, and T. E. Wade, ``On the parasitic capacitances of multilevel parallel metallization lines,'' IEEE Trans. Electron Devices, vol. ED-32, no. 11, pp. 2408-2414, 1985.

77

R. H. Uebbing and M. Fukuma, ``Process-based three-dimensional capacitance simulation--TRICEPS,'' IEEE Trans. Computer-Aided Design, vol. 5, no. 1, pp. 215-220, 1986.

78

R. Mittra, W. D. Becker, and P. H. Harms, ``A general purpose Maxwell solver for the extraction of equivalent citcuits of electronic package components for circuit simulation,'' IEEE Trans. Circuits and Systems-I: Fundamental Theory and Applications, vol. 39, no. 11, pp. 964-973, 1992.

79

H. Schwarz, Numerische Mathematik.
Teubner, 1993.
3. Auflage.

80

N. P. van der Meijs and A. J. van Genderen, ``Delayed frontal solution for finite-element based resistance extraction,'' in Proc. 32rd Design Automation Conference, (San Francisco, USA), pp. 273-278, Juni 1995.

81

A. J. van Genderen and N. P. van der Meijs, ``Using articulation nodes to improve the efficiency of finite-element based resistance extraction,'' in Proc. 33rd Design Automation Conference, (Las Vegas, USA), pp. 758-763, Juni 1996.

82

R. Bauer and S. Selberherr, ``Preconditioned CG-solvers and finite element grids,'' in Proc. CCIM, vol. 2, (Breckenridge, USA), Apr. 1994.

83

P. E. Cottrell and E. M. Buturla, ``VLSI wiring capacitance,'' IBM J. Res. Dev., vol. 29, no. 3, pp. 277-288, 1985.

84

O. E. Akcasu, J. Lu, A. Dalal, S. Mitra, L. Lev, N. Vasseghi, A. Pance, H. Hingarh, and H. Basit, ```NET-AN' a full three-dimensional parasitic interconnect distributed RLC extractor for large full chip applications,'' in Proc. Intl. Electron Devices Meeting, pp. 495-498, 1995.

85

A. E. Ruehli and P. A. Brennan, ``Efficient capacitance calculation for three-dimensional multiconductor systems,'' IEEE Trans. Microwave Theory and Techniques, vol. 21, no. 2, p. 76, 1973.

86

Z.-Q. Ning, P. M. Dewilde, and F. L. Neerhoff, ``Capacitance coefficients for VLSI multilevel metallization lines,'' IEEE Trans. Electron Devices, vol. ED-34, no. 3, pp. 644-649, 1987.

87

J. Chan, A. Vladimirescu, X.-C. Gao, P. Liebmann, and J. Valainis, ``Nonlinear transformer model for circuit simulation,'' IEEE Trans. Computer-Aided Design, vol. 10, no. 4, pp. 476-482, 1991.

88

J. Tausch and J. White, ``Multipole accelerated capacitance calculation for structures with multiple dielectrics with high permittivity ratios,'' in Proc. 33rd Design Automation Conference, (Las Vegas, USA), Juni 1996.

89

P. J. H. Elias and G. P. J. F. M. Maas, ``Matrix reduction in IC and PCB parasitics extraction programs,'' in Proc. ProRISC IEEE Benelux Workshop on Circuits, Systems and Signal Processing, (Mierlo, Niederlande), pp. 143-148, Nov. 1996.

90

U. Geigenmuller and N. P. van der Meijs, ``Cartesian multipole based numerical integration for 3D capacitance extraction,'' in Proc. European Design and Test Conf., (Paris, Frankreich), pp. 256-259, März 1997.

91

M. Bächtold, J. G. Korvink, and H. Baltes, ``Enhanced multipole acceleration technique for the solution of large Poisson computations,'' IEEE Trans. Computer-Aided Design, vol. 15, no. 12, pp. 1541-1546, 1996.

92

S. Kapur and J. Zhao, ``A fast method of moments solver for efficient parameter extraction of MCMs,'' in Proc. 34rd Design Automation Conference, (Anaheim, USA), pp. 347-450, Juni 1997.

93

S. Kapur and D. E. Long, ``IES$^3$: A fast integral equation solver for efficient 3-dimensional extraction,'' in Proc. Intl. Conf. Computer Aided Design, (San Jose, USA), pp. 448-455, Nov. 1997.

94

J. Tausch and J. White, ``A multiscale method for fast capacitance extraction,'' in Proc. 36th Design Automation Conference, (New Orleans, USA), pp. 537-542, Juni 1999.

95

J. Phillips and J. White, ``A precorrected-FFT method for electrostatic analysis of complicated 3-D structures,'' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 10, pp. 1059-1072, 1997.

96

H.-M. Hou, C.-S. Sheen, and C.-Y. Wu, ``A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections--BFEM,'' IEEE Trans. Electron Devices, vol. 45, no. 1, pp. 200-205, 1998.

97

J. Zhao, ``Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction,'' in Proc. 37th Design Automation Conference, (Los Angeles, USA), pp. 536-539, Juni 2000.

98

K. Nabors and J. White, ``Fastcap: A multipole accelerated 3-D capacitance extraction program,'' IEEE Trans. Computer-Aided Design, vol. 10, no. 11, pp. 1447-1459, 1991.

99

A. J. van Genderen and N. P. van der Meijs, ``SPACE: a finite element based capacitance extraction program for submicron integrated circuits,'' Software Tools for Process, Device and Circuit Modelling, no. 7, pp. 45-55, 1989.

100

F. Beeftink, A. J. van Genderen, N. P. van der Meijs, and J. Poltz, ``Deep submicron ULSI parasitics extraction using SPACE,'' in Design, Automation and Test in Europe Conference, Designer Track, pp. 81-86, Feb. 1998.

101

F. Beeftink, A. J. van Genderen, and N. P. van der Meijs, ``SPACE features and performance summary,'' Tech. Rep. TR 97-02, Delft University of Technology, Dept of EE, Delft, Niederlande, Sept. 1997.

102

M. W. Beattie and L. T. Pileggi, ``Bounds for BEM capacitance extraction,'' in Proc. 34rd Design Automation Conference, (Anaheim, USA), pp. 133-136, Juni 1997.

103

T. Smedes, ``A boundary element method for substrate cross-talk analysis,'' in Proc. ProRISC/IEEE Benelux Workshop on Circuits, Systems and Signal Processing, (Mierlo, Niederlande), pp. 285-294, März 1995.

104

A. van Genderen and N. van der Meijs, ``Modeling substrate coupling effects using a layout-to-circuit extraction program,'' in Proc. ProRISC IEEE 8th Annual Workshop on Circuits, Systems and Signal Processing, (Mierlo, Niederlande), pp. 193-200, Nov. 1997.

105

E. B. Nowacka and N. P. van der Meijs, ``The hybrid element method for capacitance extraction in a VLSI layout verification system,'' in Proc. Software for Electrical Engineering Analysis and Design (P. P. Silvester, ed.), (Pisa, Italien), pp. 125-134, Mai 1996.

106

W. Sun, W. W.-M. Dai, and W. Hong, ``Fast parameters extraction of general three-dimension interconnects using geometry independent measured equation of invariance,'' in Proc. 33rd Design Automation Conference, (Las Vegas, USA), Juni 1996.

107

Y. Le Coz and R. Iverson, ``A stochastic algorithm for high speed capacitance extraction in integrated circuits,'' Solid-State Electron., vol. 35, no. 7, pp. 1005-1012, 1992.

108

Y. Le Coz and R. Iverson, ``A high-speed capacitance extraction algorithm for multi-level VLSI interconnects,'' in VLSI Multilevel Interconnection Conf., (Santa Clara, USA), pp. 364-366, 1991.

109

J. N. Jere and Y. L. L. Coz, ``An improved floating-random-walk algorithm for solving the multi-dielectric dirichlet problem,'' IEEE Trans. Microwave Theory and Techniques, vol. 41, no. 2, pp. 325-329, 1993.

110

Y. L. L. Coz, H. J. Grueb, and R. B. Iverson, ``Performance of random-walk capacitance extractors for IC interconnects: A numerical study,'' Solid-State Electron., vol. 42, no. 4, pp. 581-588, 1998.

111

A. Hieke, ``Simple ADPL implementation of a 3D FEM simulator for mutual capacitances of arbitrary shaped objects like interconnects,'' in Proc. 2nd Intl. Conf. on Modeling and Simulation of Microsystems, (San Juan, USA), pp. 172-175, Apr. 1999.

112

D. Cartwright, G. Csanak, D. George, R. Walker, A. Kuprat, A. Dengi, and W. Grobmann, ``Capacitance extraction from complex 3D interconnect structures,'' in Proc. 2nd Intl. Conf. on Modeling and Simulation of Microsystems, (San Juan, USA), pp. 159-162, Apr. 1999.

113

J. Trattles, A. O'Neill, and B. Mecrow, ``Three-dimensional finite-element investigation of current crowding and peak temperatures in VLSI multilevel interconnections,'' IEEE Trans. Electron Devices, vol. 40, no. 7, pp. 1344-1347, 1993.

114

S. Rzepka, K. Banerjee, E. Meusel, and C. Hu, ``Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation,'' IEEE Trans. on Components, Packaging and Manufacturing Technology-Part A, vol. 21, no. 3, pp. 406-411, 1998.

115

D. Chen, E. Li, E. Rosenbaum, and S.-M. Kang, ``Interconnect thermal modeling for accurate simulation of circuit timing and reliability,'' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 2, pp. 197-205, 2000.

116

J. C. Nedelec, ``A new family of mixed finite elements in $\mathbb{R}^3$,'' Numer. Math., vol. 50, pp. 57-58, 1986.

117

W.-H. Liu and A. Sherman, ``Comparative analysis of the Cuthill-McKee and the reverse Cuthill-McKee ordering algorithms for sparse matrices,'' SIAM J. Numer. Anal., vol. 13, no. 2, pp. 198-213, 1976.

118

J. R. Shewchuk, ``An introduction to the conjugate gradient method without the agonizing pain,'' Tech. Rep. CMU-CS-94-125, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA 15213, Aug. 1994.

119

T. Manteuffel, ``The shifted incomplete Cholesky factorization,'' in Sparse Matrix Proceedings (I. Duff and G. Stewart, eds.), pp. 41-61, 1979.

120

H. van der Vorst, ``High performance preconditioning,'' SIAM J. Sci. Stat. Comput., vol. 10, no. 6, pp. 1174-1185, 1989.

121

F. F. Campos and N. R. C. Birkett, ``An efficient solver for multi-right-hand-side linear systems based on the CCCG($\eta$) method with applications to implicit time-dependent partial differential equations,'' SIAM J. Sci. Comput., vol. 19, no. 1, pp. 126-138, 1998.

122

V. Simoncini and E. Gallopoulos, ``An iterative method for nonsymmetric systems with multiple right-hand sides,'' SIAM J. Sci. Comput., vol. 16, no. 4, pp. 917-933, 1995.

123

M. Mäntylä, An Introduction to Solid Modeling.
Rockville: Computer Science Press, 1988.

124

F. Preparata and M. Shamos, Computational Geometry.
New York: Springer, 1985.

125

J. O'Rourke, Computational Geometry in C.
Cambridge University Press, 1995.

126

Y.-J. Chiang and R. Tamassia, ``Dynamic algorithms in computational geometry,'' Proc. IEEE, vol. 80, no. 9, pp. 1412-1434, 1992.

127

D. Ayala, P. Brunet, R. Juan, and I. Navazo, ``Object representation by means of nonminimal division quadtrees and octrees,'' ACM Trans. Graphics, vol. 4, no. 1, pp. 41-59, 1985.

128

M. Shephard and M. Georges, ``Automatic three-dimensional mesh generation by the finite octree technique,'' Intl. J. Numer. Meth. Eng., vol. 32, pp. 709-749, 1991.

129

M. Yerry and M. Shephard, ``Automatic three-dimensional mesh generation by the modified-octree technique,'' Intl. J. Numer. Meth. Eng., vol. 20, pp. 1965-1990, 1984.

130

A. Paoluzzi, F. Bernardini, C. Cattani, and V. Ferrucci, ``Dimension-independent modeling with simplical complexes,'' ACM Trans. Graphics, vol. 12, no. 1, pp. 56-102, 1993.

131

Z. Yu, K. Wang, T. Chen, R. W. Dutton, and J. T. Watt, ``Layout-based 3D solid modeling for IC,'' in Proc. Intl. Symp. on VLSI Technology, Systems, and Applications, (Taipei, Taiwan), Juni 1995.

132

E. Bär, J. Lorenz, and H. Ryssel, ``Three-dimensional simulation of contact hole metallization using aluminum sputter deposition at elevated temperatures,'' in 27th European Solid-State Device Research Conference (H. Grünbacher, ed.), (Stuttgart, Deutschland), 1997.

133

H. Kirchauer and S. Selberherr, ``Three-dimensional photolithography simulation,'' IEEE Journal of Technology Computer Aided Design, no. 6, 1998.
http://www.ieee.org/journal/tcad/.

134

E. Bär and J. Lorenz, ``3-D simulation of LPCVD using segment-based topography discretization,'' IEEE Trans. Semiconductor Manufacturing, vol. 9, no. 1, pp. 67-73, 1996.

135

E. Strasser and S. Selberherr, ``Algorithms and models for cellular based topography simulation,'' IEEE Trans. Computer-Aided Design, vol. 14, no. 9, pp. 1104-1114, 1995.

136

P. Fleischmann, R. Sabelka, A. Stach, R. Strasser, and S. Selberherr, ``Grid generation for three-dimensional process and device simulation,'' in Simulation of Semiconductor Processes and Devices, (Tokyo, Japan), pp. 161-166, 1996.

137

P. Fleischmann, W. Pyka, and S. Selberherr, ``Mesh generation for application in technology CAD,'' IEICE Trans. Electron., vol. E82-C, no. 6, pp. 937-947, 1999.

138

J. R. Shewchuk, ``Tetrahedral mesh generation by Delaunay refinement,'' in Proc. Fourteenth Annual Symposium on Computational Geometry, Juni 1998.

139

J. R. Shewchuk, ``Triangle: Engineering a 2D quality mesh generator and Delaunay triangulator,'' in First Workshop on Applied Computational Geometry, pp. 124-133, Mai 1996.

140

R. Bank, PLTMG: A Software Package for Solving Elliptic Partial Differential Equations, vol. 15 of Frontiers in Applied Mathematics.
Philadelphia: SIAM, 1994.
Users' Guide 7.0.

141

P. Fleischmann and S. Selberherr, ``Three-dimensional Delaunay mesh generation using a modified advancing front approach,'' in Proc. 6th Intl. Meshing Roundtable, (Park City, USA), pp. 267-278, Okt. 1997.

142

Silicon Graphics, ``OpenGL www center.'' http://www.sgi.com/Technology/openGL, 1997.

143

B. Paul, ``The mesa 3D graphics library home page.'' http://www.mesa3d.org/, 1999.

144

L. Gritz and J. K. Hahn, ``BMRT: A global illumination implementation of the RenderMan standard,'' Journal of Graphics Tools, vol. 1, no. 3, pp. 29-47, 1996.

145

W. Schroeder, K. Martin, and B. Lorensen, The Visualization Toolkit, An Object-Oriented Approach to 3D Graphics.
Prentice Hall PTR/New Jersey, 1996.

146

W. Schroeder, K. Martin, and B. Lorensen, ``The visualization toolkit (vtk) home page.'' http://www.kitware.com/vtk.html, 1997.

147

W. J. Schroeder, K. M. Martin, and W. E. Lorensen, ``The design and implementation of an object-oriented toolkit for 3D graphics and visualization,'' in Proc. Visualization '96, (Burlingame, USA), Okt. 1996.

148

S.-K. Ueng, C. Sikorski, and K.-L. Ma, ``Efficient streamline, streamribbon, and streamtube constructions on unstructured grids,'' IEEE Trans. Visualization and Computer Graphics, vol. 2, no. 2, pp. 100-110, 1996.

149

R. Sabelka, K. Koyama, and S. Selberherr, ``STAP--A finite element simulator for three-dimensional thermal analysis of interconnect structures,'' in Simulation in Industry--9th European Simulation Symposium, (Passau, Deutschland), pp. 621-625, Okt. 1997.

150

J. Trattles, A. O'Neill, and B. Mecrow, ``Three dimensional finite element determination of current density and temperature distributions in pillar vias,'' in VLSI Multilevel Interconnection Conf., (Santa Clara, USA), pp. 343-345, 1991.

151

A. Stach, ``Simulation von MOSFET-Schaltungen,'' Diplomarbeit, Technische Universität Wien, 1995.

152

L. T. Pillage and R. A. Rohrer, ``Asymptotic waveform evaluation for timing analysis,'' IEEE Trans. Computer-Aided Design, vol. 9, no. 4, pp. 352-366, 1990.

153

P. J. H. Elias and N. P. van der Meijs, ``Extracting circuit models for large RC interconnections that are accurate up to a predefined signal frequency,'' in Proc. 33rd Design Automation Conference, (Las Vegas, USA), pp. 764-769, Juni 1996.

154

A. Odabasioglu, M. Celik, and L. T. Pileggi, ``PRIMA: Passive reduced-order interconnect macromodeling algorithm,'' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, pp. 645-654, 1998.

155

C. Harlander, R. Sabelka, and S. Selberherr, ``Inductance calculation in interconnect structures,'' in Proc. 3rd Intl. Conf. on Modeling and Simulation of Microsystems, (San Diego, USA), pp. 416-419, März 2000.