previous up next Dissertation Enzo Ungersboeck contents
 Previous: 5.4 MC Algorithm Including Degeneracy Effects   Up: Dissertation Enzo Ungersboeck   Next: 6.1 Bandstructure Calculations

6. Simulation Results

In this chapter the results of band structure calculations and of electron mobility simulations for Si under general strain conditions are presented. Special emphasis is put on shear strain arising from stress along $ \langle110\rangle$ because of its high relevance from a technological point of view.

The chapter is organized as follows: In Section 6.1 results from band structure calculations using the empirical pseudopotential method are presented. Especially the impact of strain on the $ \Delta $-valleys of the lowest conduction band is analyzed as the electron mobility is mainly determined by electrons residing in these valleys. Band structure calculations are compared to the analytical expressions derived using a degenerate k$ \cdot$p-theory at the zone boundary $ X$ point. The effective mass change of electrons predicted by the calculations is verified by comparison with experimental data. Next, the effect of strain on the subband structure of Si inversion layers as obtained from the Schrödinger-Poisson solver is examined.

In Section 6.2 the Si bulk electron mobility is analyzed for various strain conditions. The impact of the strain-induced valley shifts and the strain-induced effective mass change on the mobility is evaluated. Section 6.3 contains the simulation results of the effective mobility in Si inversion layers. Again, focus is put on substrate orientations and strain configurations that are of technological relevance. Finally, the influence of degeneracy effects on the inversion layer mobility is analyzed and simulation results are compared to experimental data.


Subsections


previous up next   contents
 Previous: 5.4 MC Algorithm Including Degeneracy Effects   Up: Dissertation Enzo Ungersboeck   Next: 6.1 Bandstructure Calculations
E. Ungersboeck: Advanced Modelling Aspects of Modern Strained CMOS Technology