Bibliography

1

International Semiconductor Industry Association, ``International Technology Roadmap for Semiconductors 2005 - Modeling & Simulation,'' 2005.
http://www.itrs.net/Common/2005ITRS/Modeling2005.pdf.

2

G. Moore, ``Cramming More Components onto Integrated Circuits,'' Proc.IEEE, vol. 86, no. 1, pp. 82-85, 1998.

3

IC Knowledge LLC, Microprocessor Trends.
http://www.icknowledge.com/trends/uproc.html.

4

International Semiconductor Industry Association, ``International Technology Roadmap for Semiconductors 2004 Update - Overall Roadmap Technology Characteristics,'' 2004.
http://www.itrs.net/Common/2004Update/2004_000_ORTC.pdf.

5

R. Dutton and Y. Yu, Technology CAD - Computer Simulation of IC Processes and Device, vol. 1.
Norwell: Kluwer, 1993.

6

S. Cazzani, ``A SPICE Simulator for Complex Circuits,'' Elettronica-Oggi, no. 164, pp. 112-114, 1993.

7

B. Hennion, Y. Paradis, and P. Senn, ``ELDO: A General Purpose Third Generation Circuit Simulator based on the OSR Method,'' in Proceedings of the European Conference on Circuits Theory and Design - ECCTD 87, (North-Holland, Amsterdam, Netherlands), pp. 113-120, 1987.

8

R. A. Gough and P. C. Marston, ``Signal Processing Simulated by a SPECTRE,'' MSN-Microwave-Systems-News, vol. 13, no. 2, pp. 57-74, 1983.

9

Synopsys, Inc., Mountain View, California, TCAD Software.
http://www.synopsys.com.

10

Silvaco, Int., Santa Clara, California, TCAD Software.
http://www.silvaco.com.

11

R. Strasser, Rigorous TCAD Investigations on Semiconductor Fabrication Technology.
Dissertation, Technische Universität Wien, 1999.
http://www.iue.tuwien.ac.at/phd/strasser.

12

D. Sohl and P. Kumar, ``Fluctuation smoothing scheduling policies for multiple process flow fabrication plants,'' in Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium, (New York, NY, USA), pp. 190-198, IEEE, 1997.

13

M. Meghelli, M. Bouche, and A. Konczykowska, ``Very High Speed Integrated Circuits: Design Methodology and Applications for Optical Communications,'' in ECCTD '97. Proceedings of the 1997 European Conference on Circuit Theory and Design, vol. 3, (Budapest, Hungary), pp. 1366-1370, Tech. Univ. Budapest, 1997.

14

S. Das, A. Chandrakasan, and R. Reif, ``Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools,'' in Proceedings IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design, (Los Alamitos, CA, USA), pp. 13-18, IEEE Comput. Soc., 2003.

15

R. Beniseviciute, ``The Aspects of Non-Standard CMOS Integrated Circuits Layout Design,'' Elektronika i Elektrotechnika, vol. 2, pp. 43-6, 2005.

16

R. Prasad and I. Koren, ``Constructive Floorplanning with a Yield Objective,'' in Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design, (Los Alamos, CA, USA), pp. 261-266, IEEE Comput. Soc., 2001.

17

M. Bohr, ``Scaling of High Performance Interconnects,'' in Advanced Metallization and Interconnect Systems for ULSI Applications in 1996, (Pittsburgh, PA, USA), pp. 3-10, Material Research Society, 1997.

18

G. A. Burns and J. A. Schoeffel, ``Performance Evaluation of the ATEQ CORE-2000 Scanning Laser Reticle Writer,'' in Proceedings-of-the-SPIE-The-International-Society-for-Optical-Engineering, vol. 772, pp. 269-276, 1987.

19

A. Fujii, K. Mizuno, T. Nakahara, S. Asai, Y. Kadowaki, H. Shimada, H. Touda, K. Iizumi, H. Takahasi, K. Oonuki, T. Kawahara, K. Kawasaki, K. Nagata, and H. Satoh, ``Advanced E-Beam Reticle Writing System for Next Generation Reticle Fabrication,'' in Proceedings-of-the-SPIE-The-International-Society-for-Optical-Engineering, vol. 4409, pp. 258-269, 2001.

20

H. Geiler, H. Karge, M. Wagner, A. Ehlert, E. Daub, and K. Messmann, ``Detection and Analysis of Crystal Defects in Silicon by Scanning Infrared Depolarization and Photoluminescence Heterodyne Techniques,'' Materials Science & Engineering B Solid State Materials for Advanced Technology, vol. B, pp. 46-50, April 2002.

21

M. Swaminathan, ``Challenges in ECAD Tool Integration for Digital and RF Packages,'' in Proceedings of the Pacific Rim/ASME International Intersociety Electronic and Photonic Packaging Conference - INTERpack '97, vol. 1, (New York, NY, USA), p. 883, 1997.

22

J. Ladvanszky, ``On Package Modeling,'' in Proceedings of the 24th European Microwave Conference, vol. 2, (Nexus Business Community, Swanley, UK), pp. 1638-1643, 1994.

23

F. Nusseibeh, S. Ahderom, D. Parent, M. Gokhale, F. Jain, P. Robinson, and D. Mahulikar, ``Three-Dimensional Modeling of MQUAD Packages at 100 MHz,'' in Proceedings of the International Electronics Packaging Conference, (Wheaton, IL, USA), pp. 385-389, 1995.

24

T. Roessler and J. Thiele, ``Geometrical Analysis of Product Layout as a Powerful Tool for DFM,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 1, pp. 150-160, SPIE-Int. Soc. Opt. Eng, 2005.

25

J. Torres and C. Berglund, ``Integrated Circuit DFM Framework for Deep Sub-Wavelength Processes,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 1, pp. 46-57, SPIE-Int. Soc. Opt. Eng, 2005.

26

Mentor Graphics Corp., Wilsonville, Oregon, Mentor Graphics Homepage.
http://www.mentor.com.

27

Cadence Design Systems Inc., San Jose, California, Cadence Homepage.
http://www.cadence.com.

28

Agilent Technologies Inc., Palo Alto, California, Agilent EEsof EDA Homepage.
http://eesof.tm.agilent.com.

29

Ming-Dou-Ker, Tung-Yang-Chen, and Chung-Yu-Wu, ``Design and Analysis of On-Chip ESD Protection Circuit with very Low Input Capacitance for High-Precision Analog Applications,'' Analog Integrated Circuits and Signal Processing, vol. 32, pp. 257-278, Sept. 2002.

30

J. Bruning, ``Optical Lithography-Thirty Years and Three Orders of Magnitude,'' in Proceedings SPIE`s 22nd International Symposium on Microlithography, pp. 14-27, 1997.

31

H. Levinson and W. Arnold, ``Optical Lithography,'' in Handbook of Microlithography, Micromachining and Microfabrication (P. Rai-Choudhury, ed.), vol. 1, pp. 13-127, New York: SPIE, 1997.

32

B. Smith, ``Microlithography,'' in Microlithography: Science and Technology (J. Sheats and B. Smith, eds.), vol. 1, pp. 1-106, New York: Marcel Dekker, 1998.

33

J. Bruning, ``Optical Imaging for Microfabrication,'' Journal of Vacuum Science & Technology B, vol. 17, no. 5, pp. 1147-1155, 1980.

34

P. Rumsby, E. Harvey, and D. Thomas, ``Laser Microprojection for Micromechanical Device Fabrication,'' in Proceedings of the SPIE, vol. 2921, pp. 684-692, Dec 1997.

35

W. Trybula and D. Dance, ``Cost of Mask Fabrication,'' in Proceedings of the SPIE The International Society for Optical Engineering, pp. 211-215, SPIE-Int. Soc. Opt. Eng, 1997.

36

M. Sturans, J. Hartley, H. Pfeiffer, R. Dhaliwal, T. Groves, J. Pavik, R. Quickie, C. Clement, and G. Dick, ``EL5: One Tool for Advanced X-Ray and Chrome on Glass Mask Making,'' Journal of Vacuum Science & Technology B Microelectronics and Nanometer Structures, vol. 16, pp. 3164-3167, Nov.-Dec. 1998.

37

Hao-Hsing-Lu, R. Hwang, V. Lee, J. Chen, T. Laidig, K. Wampler, and R. Caldwell, ``Making High Performance Scattering Bar OPC Masks with Vector Scan, Variable-Shaped E-Beam and Raster Scan Laser Mask Writers,'' in Proceedings of the SPIE The International Society for Optical Engineering, pp. 368-382, SPIE-Int. Soc. Opt. Eng, 1998.

38

G. Hughes, D. Kamaruddin, K. Nakagawa, S. MacDonald, W. Wilkinson, C. West, and K. Park, ``Study of OPC for AAPSM Reticles Using Various Mask Fabrication Techniques,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 5377, pp. 204-211, SPIE-Int. Soc. Opt. Eng, 2004.

39

S. Tuan, G. Gottlib, and A. Rosenbusch, ``The Process of Manufacturing and Inspection of High-End (Ternary) Tritone EAPSM Reticles for 0.13 $\mu m$ Design Rule Generation,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 4754, pp. 422-427, SPIE-Int. Soc. Opt. Eng, 2002.

40

G. Airy, ``On the Diffraction of an Object-Glass with Circular Aperture,'' Transactions of the Cambridge Philosophical Society 1834, vol. 5, no. 3, pp. 283-291, 1834.

41

J. Strutt, ``Investigations in Optics, with Special Reference to the Spectroscope,'' Philosophical Magazine, vol. 8, no. 5, p. 403, 1879.

42

H. Hopkins, ``Numerical Evaluation of the Frequency Response of Optical Systems,'' Proceedings of the Physical Society B, no. 70, pp. 1002-1005, 1957.

43

S. Kyoh, S. Tanaka, S. Inoue, I. Higashikawa, I. Mori, K. Okumura, N. Irie, K. Muramatsu, Y. Ishii, N. Magome, and T. Umatate, ``Management of Pattern Generation System Based on i-Line Stepper,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 4186, pp. 494-502, PIE-Int. Soc. Opt. Eng, 2001.

44

H. Kirchauer, Photolithography Simulation.
Dissertation, Technische Universität Wien, 1998.
http://www.iue.tuwien.ac.at/phd/kirchauer.

45

G. Hobler, Physikalische Modellierung der Ionenimplantation in Silizium.
Habilitationsschrift, Technische Universität Wien, 1995.

46

H. Stippel, Simulation der Ionen-Implantation.
Dissertation, Technische Universität Wien, 1993.
http://www.iue.tuwien.ac.at/phd/stippel.

47

G. Hobler, Simulation der Ionenimplantation in ein-, zwei- und dreidimensionalen Strukturen.
Dissertation, Technische Universität Wien, 1988.
http://www.iue.tuwien.ac.at/phd/hobler.

48

A. Hössinger, Simulation of Ion Implantation for ULSI Technology.
Dissertation, Technische Universität Wien, 2000.
http://www.iue.tuwien.ac.at/phd/hoessinger.

49

M. Heinrich, Simulation der Diffusion in Silizium.
Dissertation, Technische Universität Wien, 1991.
http://www.iue.tuwien.ac.at/phd/heinrich.

50

M. Radi, Three-Dimensional Simulation of Thermal Oxidation.
Dissertation, Technische Universität Wien, 1998.
http://www.iue.tuwien.ac.at/phd/radi.

51

B. Lojek, ``History of Semiconductors Diffusion Engineering,'' in 10th IEEE International Conference on Advanced Thermal Processing of Semiconductors RTP 2002, (Piscataway, NJ, USA), pp. 209-241, IEEE, 2002.

52

E. Strasser, Simulation von Topographieprozessen in der Halbleiterfertigung.
Dissertation, Technische Universität Wien, 1994.
http://www.iue.tuwien.ac.at/phd/strasser.

53

W. Pyka, Feature Scale Modeling for Etching and Deposition Processes in Semiconductor Manufacturing.
Dissertation, Technische Universität Wien, 2000.
http://www.iue.tuwien.ac.at/phd/pyka.

54

A. Belov and H. Jager, ``Relaxation Kinetics in Amorphous Carbon Films: An Insight from Atomic Scale Simulation,'' Thin Solid Films, vol. 482, pp. 74-78, June 2005.

55

T. Kakinaga, A. Hatai, O. Tabata, and Y. Isono, ``Silicon Anisotropic Wet Etching Simulation Using Molecular Dynamics,'' in TRANSDUCERS '05. The 13th International Conference on Solid State Sensors, Actuators and Microsystems, vol. 1, (Piscataway, NJ, USA), pp. 816-819, IEEE, 2005.

56

C. Cardinaud, M. Peignon, and P. Tessier, ``Plasma Etching: Principles, Mechanisms, Application to Micro- and Nano-Technologies,'' Applied Surface Science, vol. 164, pp. 72-83, Sept 200.

57

B. Choo, T. Riley, B. Schulz, and B. Singh, ``Automated Process Control Monitor for $0.18 \mu m$ Technology and Beyond,'' in Proceedings of the SPIE The International Society for Optical Engineering, vol. 3998, pp. 218-226, SPIE-Int. Soc. Opt. Eng, 2000.

58

Meng-Chiou-Wu and Rung-Bin-Lin, ``A Comparative Study on Dicing of Multiple Project Wafers,'' in Proceedings. IEEE Computer Society Annual Symposium on VLSI (A. Smailagic and N. Ranganathan, eds.), (Los Alamitos, CA, USA), pp. 314-315, IEEE Comput. Soc, 2005.

59

A. Kerber and M. Kerber, ``Fast Wafer Level Data Acquisition for Reliability Characterization of sub-100 nm CMOS Technologies,'' in 2004 IEEE International Integrated Reliability Workshop Final Report, (Piscataway, NJ, USA), pp. 41-45, IEEE, 2004.

60

Hung-Chin-Lin and Gwo-Ji-Sheen, ``Practical Implementation of the Capability Index $C_pk$ Based on the Control Chart Data,'' Quality Engineering, vol. 17, pp. 371-390, July-Sept. 2005.

61

S. Tohnai, M. Yamazaki, and J. Suzuki, ``Realtime Statistical Process Control by QWACS,'' NEC Technical Journal, vol. 51, pp. 208-211, March 1998.

62

R. Mason, R. Gunst, and J. Hess, Statistical Design and Analysis of Experiments, ch. 3, p. 79.
Wiley Series in Probability and Statistics, Hoboken, New Jersey: John Wiley & Sons Inc., 2nd ed., 2003.

63

W. Shewhart, Economic Control of Quality of Manufactured Product.
Milwaukee, Wisconsin: American Society for Quality Control, 1931, 1980.

64

L. Chang, ``Systematic Methodology with DFT Rules Reduces Fault-Coverage Analysis,'' Integrated System Design, vol. 14, pp. 42-53, Aug. 2001.

65

R. Anzivino, ``Design for Fabrication, Assembly, and Test,'' in PCB Design Conference. Proceedings of the Third Annual PCB Design Conference, vol. 1, (San Francisco, CA, USA), pp. 11-18, Miller Freeman, 1994.

66

G. Trucco, G. Boselli, and V. Liberalli, ``A Study of Crosstalk Through Bonding and Package Parasitics in CMOS Mixed Analog-Digital Circuits,'' in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. 14th International Workshop, PATMOS 2004. Proceedings Lecture Notes in Comput. Sci., vol. 3254, (Berlin, Germany), pp. 138-147, Springer Verlag, 2004.

67

H. DeGersem, H. Sande, and K. Hameyer, ``Strong Coupled Multi-Harmonic Finite Element Simulation Package,'' COMPEL The International Journal for Computation and Mathematics in Electrical and Electronic Engineering, vol. 20, no. 2, pp. 535-546, 2001.

68

R. Krondorfer, Y. Kim, C. Gustafson, and T. Lommasson, ``Finite Element Simulation of Package Stress in Transfer Molded MEMS Pressure Sensors,'' Microelectronics Reliability, vol. 44, no. 12, pp. 1995-2002, 2004.

69

R. Tummala, E. Rymaszewski, and A. Klopfenstein, Microelectronics Packaging Handbook, vol. I - Technology Drivers.
New York, NY: Chapman and Hall, 1997.

70

R. Dutton, ``TCAD Tools at Stanford University: SUPREM3,''
http://www-tcad.stanford.edu/tcad/programs/suprem3.html.

71

C. Ho, J. Plummer, S. Hansen, and R. Dutton, ``VLSI Process Modeling--SUPREM III,'' IEEE Trans.Electron Devices, vol. ED-30, no. 11, pp. 1438-1453, 1983.

72

R. Dutton, ``TCAD Tools at Stanford University: SUPREM4,''
http://www-tcad.stanford.edu/tcad/programs/suprem4.html.

73

Technology Modeling Associates, Inc., Sunnyvale, California, TMA TSUPREM-4, Two-Dimensional Process Simulation Program, Version 6.5 User's Manual, 1997.

74

R. Dutton, ``TCAD Tools at Stanford University: PISCES,''
http://www-tcad.stanford.edu/tcad/programs/pisces.html.

75

S. Beebe, F. Rotella, Z. Sahul, D. Yergeau, G. McKenna, L. So, Z. Yu, K. Wu, E. Kan, J. McVittie, and R. Dutton, ``Next Generation Stanford TCAD--PISCES 2ET and SUPREM 007,'' in Proc. Intl. Electron Devices Meeting, pp. 213-216, 1994.

76

Synopsys (formerly ISE AG), Mountain View, California, Taurus-TSUPREM4: Industry-Standard Process Simulation Tool.
http://www.synopsys.com/products/mixedsignal/taurus/process_simu_ds.html.

77

Synopsys (formerly ISE AG), Mountain View, California, Taurus-MEDICI: Industry-Standard Device Simulation Tool.
http://www.synopsys.com/products/mixedsignal/taurus/device_sim_ds.html.

78

Synopsys, Fremont, USA, MEDICI User's Manual, 2003.

79

Silvaco, Int., Santa Clara, California, ATHENA: Process Simulation Framework.
http://www.silvaco.com/products/process_simulation/athena.html.

80

Silvaco, ATHENA: 2D Process Simulation Framework, 1993.
User's Manual.

81

Silvaco, Int., Santa Clara, California, ATLAS: Device Simulation Framework.
http://www.silvaco.com/products/device_simulation/atlas.html.

82

Synopsys (formerly ISE AG), Mountain View, California, DIOS: Next Generation Process Simulator.
http://www.synopsys.com/products/acmgr/ise/dios_ds.html.

83

Synopsys (formerly ISE AG), Mountain View, California, DESSIS: Next Generation Device Simulator.
http://www.synopsys.com/products/acmgr/ise/dessis_ds.html.

84

L. Borucki, H. Hansen, and K. Varahramyan, ``FEDSS - A 2D Semiconductor Fabrication Process Simulator,'' IBM Journal of Research and Development, vol. 29, no. 3, pp. 263-276, 1985.

85

E. Buturla, P. Cottrell, B. Grossman, and K. Salsburg, ``Finite-Element Analysis of Semiconductor Devices: The FIELDAY Program,'' IBM Journal of Research and Development, vol. 44, no. 1/2, pp. 142-156, 2000.

86

M. Pinto, D. Boulin, C. Rafferty, R. Smith, W. C. Jr., I. Kizilyalli, and M. Thoma, ``Three-Dimensional Characterization of Bipolar Transistors in a Submicron BiCMOS Technology Using Integrated Process and Device Simulation,'' in International Electron Devices Meeting Conference Proceedings, pp. 923-926, 1992.

87

D. Adalsteinsson and J. Sethian, ``A Level Set Approach to a Unified Model for Etching, Deposition, and Lithography I: Algorithms and Two-Dimensional Simulations,'' J.Comp.Phys., vol. 120, pp. 128-144, 1995.

88

D. Adalsteinsson and J. Sethian, ``A Level Set Approach to a Unified Model for Etching, Deposition, and Lithography II: Three-Dimensional Simulations,'' J.Comp.Phys., vol. 122, pp. 348-366, 1995.

89

M. Law, ``FLOODS/FLOOPS Manual,''
http://www.tec.ufl.edu/ flooxs/FLOOXS Manual/Intro.html.

90

T. Kim, W. Chung, H. Shin, J. Oh, J. Shin, and J. Kong, ``Profile Simulation and Stress Analysis for Optimization of an Intermetal Dielectric Deposition (IMD) Process,'' in Proc. of the 6th International Conference on VLSI and CAD, (Piscataway, NJ, USA), pp. 57-60, IEEE, 1999.

91

A. Yuuki, Y. Matsui, and K. Tachibana, ``A Study of Radical Fluxes in Silane Plasma CVD from Trench Coverage Analysis,'' Japanese Journal of Applied Physics, vol. 28, pp. 212-218, Feb 1989.

92

S. Rauf, ``Model for Photoresist Trim Etch in Inductively Coupled $CF_4O_2$ Plasma,'' J.Vac.Sci.Technol.B, vol. 22, pp. 202-211, Jan 2004.

93

University Berkeley TCAD Group, Berkeley, California, LAVA: Lithography Analysis using Virtual Access.
http://cuervo.eecs.berkeley.edu/Volcano/.

94

B. Grosman, S. Lachman-Shalem, R. Swissa, and D. Lewin, ``Yield Enhancement in Photolithography Through Model-Based Process Control: Average Mode Control,'' IEEE Trans.Semiconductor Manufacturing, vol. 18, pp. 86-93, Feb 2005.

95

S. Kaplan and L. Karklin, ``Calibration of Lithography Simulator by Using Sub-Resolution Patterns,'' in Proc. of the SPIE, vol. 1927, pp. 858-867, International Society for Optical Engineering, 1993.

96

Z. Zhu and C. Liu, ``Anisotropic Crystalline Etching Simulation using a Continuous Cellular Automata Algorithm,'' in ASME Symposium on Computer Aided Simulation of MEMS, Nov 1998.

97

H. Gummel, ``A Self-Consistent Iterative Scheme for One-Dimensional Steady State Transistor Calculations,'' IEEE Trans.Electron Devices, vol. ED-11, pp. 455-465, 1964.

98

P. Cottrell and E. Buturla, ``Steady State Analysis of Field Effect Transistors Via the Finite Element Method,'' in International Electron Devices Meeting Conference Proceedings, pp. 51-54, Dec 1975.

99

S. Selberherr, A. Schütz, and H. Pötzl, ``MINIMOS--A Two-Dimensional MOS Transistor Analyzer,'' IEEE Trans.Electron Devices, vol. ED-27, no. 8, pp. 1540-1550, 1980.

100

M. Pinto, PISCES IIB.
Stanford University, 1985.

101

M. Pinto, ``Simulation of ULSI device effects,'' Electrochemical Society Proceedings, vol. 91, no. 11, pp. 43-51, 1991.

102

S.Wagner, Small-Signal Device and Circuit Simulation.
Dissertation, Technische Universität Wien, 2005.

103

DESSIS Manual, manual 15, p. 15.535.
ISE TCAD Release 10.0, 2005.

104

W. Hänsch and S. Selberherr, ``MINIMOS 3: A MOSFET Simulator that Includes Energy Balance,'' IEEE Trans.Electron Devices, vol. ED-34, no. 5, pp. 1074-1078, 1987.

105

J. Rollins and J. Choma, ``Mixed-Mode PISCES-SPICE Coupled Circuit and Device Solver,'' IEEE Trans.Computer-Aided Design, vol. 7, pp. 862-867, 1988.

106

S. Selberherr, W. Fichtner, and H. Pötzl, ``MINIMOS - A Program Package to Facilitate MOS Device Design and Analysis,'' in Numerical Analysis of Semiconductor Devices and Integrated Circuits (B. Browne and J. Miller, eds.), vol. I, (Dublin), pp. 275-279, Boole Press, 1979.

107

A. Shibkov and V. Axelrad, ``Integrated Simulation Flow for Self-Consistent Manufacturability and Circuit Performance Evaluation,'' in 2005 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2005), (Tokyo, Japan), pp. 127-130, 2005.

108

D. Roulston, ``Three Dimensional Effects in Bipolar Transistors using Fast Combined 1d and 2d Numerical Simulation,'' Physics-of-Semiconductor-Devices, vol. 2, pp. 967-973, 1998.

109

D. Roulston, ``CAD of Bipolar Custom Chips using a Coupled Process-Device-Circuit Simulation Package,'' in IEEE-1983-Custom-Integrated-Circuits-Confrence, (New York, NY, USA), pp. 229-232, IEEE, 1983.

110

R. Strasser, C. Pichler, and S. Selberherr, ``VISTA - A Framework for Technology CAD Purposes,'' in Hahn and Lehmann [209], pp. 450-454.

111

Institut für Mikroelektronik, Technische Universität Wien, Austria, VISTA Documentation 1.3-1, VLISP Manual, 1996.

112

D. Boning and P. Mozumder, ``DOE/Opt: A System for Design of Experiments, Response Surface Modeling, and Optimization Using Process and Device Simulation,'' IEEE Trans.Semiconductor Manufacturing, vol. 7, no. 2, pp. 233-244, 1994.

113

H. Stippel, E. Leitner, C. Pichler, H. Puchner, E. Strasser, and S. Selberherr, ``Process Simulation for the 1990s,'' Microelectronics Journal, vol. 26, no. 2/3, pp. 203-215, 1995.

114

E. Langer and S. Selberherr, ``Three-dimensional Process Simulation for Advanced Silicon Semiconductor Devices,'' in Advanced Semiconductor Devices and Microsystems (T. Lalinský, F. Dubecký, J. Osvald, and Š. Hašcík, eds.), (Smolenice, Slovakia), pp. 169-176, 1996.

115

J. Lorenz, B. Baccus, and W. Henke, ``Three-Dimensional Process Simulation,'' Microelectronic Engineering, vol. 34, no. 1, pp. 85-100, 1996.

116

H. Kosina and S. Selberherr, ``A Hybrid Device Simulator that Combines Monte Carlo and Drift-Diffusion Analysis,'' IEEE Trans.Computer-Aided Design, vol. 13, no. 2, pp. 201-210, 1994.

117

H. Kosina and S. Selberherr, ``Technology CAD: Process and Device Simulation,'' in Proc. 21st International Conference on Microelectronics, vol. 2, (Niš, Yugoslavia), IEEE, 1997.

118

M. Sharma and G. Carey, ``Semiconductor Device Simulation Using Adaptive Refinement and Flux Upwinding,'' IEEE Trans.Computer-Aided Design, vol. 8, no. 6, pp. 590-598, 1989.

119

J. Bürgler, W. Coughran Jr., and W. Fichtner, ``An Adaptive Grid Refinement Strategy for the Drift-Diffusion Equations,'' IEEE Trans.Computer-Aided Design, vol. 10, no. 10, pp. 1251-1258, 1991.

120

V. Senez, T. Hoffmann, and A. Tixier, ``Calibration of a Two-Dimensional Numerical Model for the Optimization of LOCOS-Type Isolations by Response Surface Methodology,'' IEEE Trans.Semiconductor Manufacturing, vol. 13, no. 4, pp. 416-426, 2000.

11

A. Hoessinger, R. Minixhofer, and S. Selberherr, ``Full Three-Dimensional Analysis of a Non-Volatile Memory Cell,'' in Proceedings International Conference on Simulation of Semiconductor Processes and Devices, (Munich, Germany), pp. 363-366, 2004.

122

A. Kolodny, S. Nieh, B. Eitan, and J. Shappir, ``Analysis and Modeling of Floating-Gate EEPROM Cells,'' IEEE Trans.Electron Devices, vol. 33, no. 6, pp. 835-844, 1986.

123

Y. Kurozumi and W. Davis, ``Polygonal Approximation by the Minimax Method,'' Computer Graphics and Image Processing, vol. 19, pp. 248-264, 1982.

124

P. Griffin, S. Crowder, and J. Knight, ``Dose Loss in Phosphorus Implants due to Transient Diffusion and Interface Segregation,'' Appl.Phys.Lett., vol. 67, no. 4, pp. 482-484, 1995.

125

S. Batra, K. Park, J. Lin, S. Yoganathan, J. Lee, S. Banerjee, S. Sun, and G. Lux, ``Effect of Dopant Redistribution, Segregation, and Carrier Trapping in As-Implanted MOS Gates,'' IEEE Trans.Electron Devices, vol. 37, no. 11, pp. 2322-2330, 1990.

126

J. Sethian and D. Adalsteinsson, ``An Overview of Level Set Methods for Etching, Deposition, and Lithography Development,'' IEEE Trans.Semiconductor Manufacturing, vol. 10, no. 1, pp. 167-184, 1997.

127

P. George and H. Borouchaki, Delaunay Triangulation and Meshing.
Hermes, 1998.

128

N. Shigyo, H. Tanimoto, and T. Enda, ``Mesh Related Problems in Device Simulation: Treatments of Meshing Noise and Leakage Current,'' Solid-State Electron., vol. 44, pp. 11-16, 2000.

129

M. Bächtold, M. Emmenegger, J. Korvink, and H. Baltes, ``An Error Indicator and Automatic Adaptive Meshing for Electrostatic Boundary Element Simulations,'' IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 12, pp. 1439-1446, 1997.

130

W. Huang and R. Russell, ``Moving Mesh Strategy Based on a Gradient Flow Equation for Two-Dimensional Problems,'' SIAM J.Sci.Comput., vol. 20, no. 3, pp. 998-1015, 1999.

131

M. Nedjalkov and P. Vitanov, ``Iteration Approach for Solving the Boltzmann Equation with the Monte Carlo Method,'' Solid-State Electron., vol. 32, no. 10, pp. 893-896, 1989.

132

P. Vitanov and M. Nedjalkov, ``Iteration Approach for Solving the Inhomogeneous Boltzmann Equation,'' in Numerical Analysis of Semiconductor Devices and Integrated Circuits (J. Miller, ed.), vol. VII, (Copper Mountain), pp. 55-56, Front Range Press, Boulder, 1991.

133

P. Antognetti, D. Cavilia, and E. Profumo, ``CAD Model for Threshold and Subthreshold Conduction in MOSFET's,'' IEEE J.Solid-State Circuits, vol. SC-17, no. 3, pp. 454-458, 1982.

134

INSPECT Manual, manual 4.
ISE TCAD Release 10.0, 2005.

135

B. Sheu, D. Scharfetter, P. Ko, and M. Jeng, ``BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors,'' IEEE J.Solid-State Circuits, vol. SC-22, no. 4, pp. 558-566, 1987.

136

Y. Cheng, M.-C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P. Ko, and C. Hu, ``A Physical and Scalable $I$-$V$ Model in BSIM3v3 for Analog/Digital Circuit Simulation,'' IEEE Trans.Electron Devices, vol. 44, no. 2, pp. 277-287, 1997.

137

R. Plasun, C. Pichler, T. Simlinger, and S. Selberherr, ``Optimization Tasks in Technology CAD,'' in Hahn and Lehmann [209], pp. 445-449.

138

R. Plasun, M. Stockinger, R. Strasser, and S. Selberherr, ``Simulation Based Optimization Environment and its Application to Semiconductor Devices,'' in Intl. Conf. on Applied Modelling and Simulation, (Honolulu, Hawaii, USA), pp. 313-316, 1998.

139

R. Plasun, M. Stockinger, and S. Selberherr, ``Integrated Optimization Capabilities in the VISTA Technology CAD Framework,'' IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1244-1251, 1998.

140

G. Gaston and A. Walton, ``The Integration of Simulation and Response Surface Methodology for the Optimization of IC Processes,'' IEEE Trans.Semiconductor Manufacturing, vol. 7, no. 1, pp. 22-33, 1994.

141

C. Pichler, R. Plasun, R. Strasser, and S. Selberherr, ``High-Level TCAD Task Representation and Automation,'' IEEE J.Technology Computer Aided Design, May 1997.
http://www.ieee.org/journal/tcad/accepted/pichler-may97/.

142

C. Heitzinger, Simulation and Inverse Modeling of Semiconductor Manufacturing Processes.
Dissertation, Technische Universität Wien, 2002.
http://www.iue.tuwien.ac.at/phd/heitzinger.

143

C. Heitzinger and S. Selberherr, ``An Extensible TCAD Optimization Framework Combining Gradient Based and Genetic Optimizers,'' in Proc. SPIE International Symposium on Microelectronics and Assembly: Design, Modeling, and Simulation in Microelectronics, (Singapore), pp. 279-289, 2000.

144

R. Strasser, R. Plasun, and S. Selberherr, ``Practical Inverse Modeling with SIESTA,'' in Simulation of Semiconductor Processes and Devices, (Kyoto, Japan), pp. 91-94, 1999.

145

R. Strasser, R. Plasun, M. Stockinger, and S. Selberherr, ``Inverse Modeling of Semiconductor Devices,'' in Proc. SIAM Conference on Optimization 1999, p. 77, 1999.

146

A. Benninghoven, F. Rudenauer, and H. Werner, eds., Secondary Ion Mass Spectrometry, (New York), Wiley, 1987.

147

A. Casel and H. Jorke, ``Comparison of Carrier Profiles from Spreading Resistance Analysis and from Model Calculations for Abrubt Doping Structures,'' Appl.Phys.Lett., vol. 50, no. 15, pp. 989-991, 1987.

148

T. Clarysse and W. Vandervorst, ``A Contact Model for Poisson-Based Spreading Resistance Correction Schemes Incorporating Schottky Barrier and Pressure Effects,'' J.Vac.Sci.Technol.B, vol. 10, no. 1, pp. 413-420, 1992.

149

Brooks-PRI, Chelmsford, Massachusetts, Promis MES System.
http://www.brooks-pri.com.

150

International Business Machines Corp., Armonk, New York, SiView MES System.
http://houns54.clearlake.ibm.com/solutions/industrial/indpub.nsf/detailcontacts/SiView_Standard.

151

Applied Materials, Santa Clara, California, WorkStream MES System.
http://www.appliedmaterials.com/products/workstream.html.

152

L. Gruber, N. Khalil, D. Bell, and J. Faricelli, Simulation of Semiconductor Processes and Devices, ch. Modeling Process and Transistor Variation for Circuit Performance Analysis, pp. 81-84.
New York, LLC: Springer-Verlag, 1999.

153

S. Williams and K. Varahramyan, ``A New TCAD-Based Statistical Methodology for the Optimization and Sensitivity Analysis of Semiconductor Technologies,'' IEEE Transactions on Semiconductor Manufacturing, vol. 13, pp. 208-218, May 2000.

154

V. Nilsen, A. Walton, J. Donnelly, G. Horsburgh, and R. Childs, ``Implementation of a TCAD Based System to Aid Process Transfer,'' in Proceedings of the 4th International Workshop on Statistical Metrology, (Piscataway, USA), pp. 54-57, 1999.

155

A. Stephens, ``Avoiding Furnace Slip in the Era of Shallow Trench Isolation,'' in Semiconductor Silicon 2002 (9th International Symposium) (H. Huff, L. Fabry, and S. Kishino, eds.), vol. 2 of The Electrochemical Society Proceedings Series, (Pennington, NJ), pp. 774-785, The Electrochemical Society, 2002.

156

S.-C. Wong, G.-Y. Lee, and D.-J. Ma, ``Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI,'' IEEE Trans.Semiconductor Manufacturing, vol. 13, no. 1, pp. 108-111, 2000.

157

M. Bächtold, M. Spasojevic, C. Lage, and P. Ljung, ``A System for Full-Chip and Critical Net Parasitic Extraction for ULSI Interconnects using a Fast 3-D Field Solver,'' IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 3, pp. 325-338, 2000.

158

Y. Eo, W. Eisenstadt, J. Y. Jeong, and O. Kwon, ``A New On-Chip Interconnect Crosstalk Model and Experimental Verification for CMOS VLSI Circuit Design,'' IEEE Trans.Electron Devices, vol. 47, no. 1, pp. 129-140, 2000.

159

P. Fleischmann, R. Sabelka, A. Stach, R. Strasser, and S. Selberherr, ``Grid Generation for Three-Dimensional Process and Device Simulation,'' in Simulation of Semiconductor Processes and Devices, (Tokyo, Japan), pp. 161-166, Business Center for Academic Societies Japan, 1996.

160

A. Stach, R. Sabelka, and S. Selberherr, ``Three-Dimensional Layout-Based Thermal and Capacitive Simulation of Interconnect Structures,'' in Proc. 16th IASTED Int. Conf. on Modelling, Identification and Control, (Innsbruck, Austria), pp. 16-19, 1997.

161

C. Harlander, R. Sabelka, and S. Selberherr, ``A Comparative Study of Two Numerical Techniques for Inductance Calculation in Interconnect Structures,'' in SISPAD'01 [210], pp. 254-257.

162

R. Sabelka and S. Selberherr, ``SAP -- A Program Package for Three-Dimensional Interconnect Simulation,'' in Proc. Intl. Interconnect Technology Conference, (Burlingame, California), pp. 250-252, 1998.

163

R. Martins, W. Pyka, R. Sabelka, and S. Selberherr, ``Modeling Integrated Circuit Interconnections,'' in Proc. Intl. Conf. on Microelectronics and Packaging, (Curitiba, Brazil), pp. 144-151, 1998.

164

H. Kirchauer and S. Selberherr, ``Three-Dimensional Photolithography Simulation,'' in Basics and Technology of Electronic Devices (K. Riedling, ed.), (Grossarl, Austria), pp. 27-31, Gesellschaft für Mikroelektronik, Mar. 1997.
Proc. of the Seminar ``Grundlagen und Technologie Elektronischer Bauelemente''.

165

H. Kirchauer and S. Selberherr, ``Three-Dimensional Photolithography Simulator Including Rigorous Nonplanar Exposure Simulation for Off-Axis Illumination,'' in Proc. SPIE Optical Microlithography XI, vol. 3334, pp. 764-776, 1998.

166

W. Brown and J. Brewer, eds., Nonvolatile Semiconductor Memory Technology.
New York: IEEE Press, 1998.

167

B. Riccò, G. Torelli, M. Lanzoni, A. Manstretta, H. Maes, D. Montanari, and A. Modelli, ``Nonvolatile Multilevel Memories for Digital Applications,'' Proc.IEEE, vol. 86, no. 12, pp. 2399-2421, 1998.

168

S. Lovett, ``The Nonvolatile Cell Hidden in Standard CMOS Logic Technologies,'' IEEE Trans.Electron Devices, vol. 48, no. 5, pp. 1017-1018, 2001.

169

P. Pavan, R. Bez, P. Olivo, and E. Zanoni, ``Flash Memory Cells - An Overview,'' Proc.IEEE, vol. 85, no. 8, pp. 1248-1271, 1997.

170

W. Hänsch and C. Schmeiser, ``Hot Electron Transport in Semiconductors,'' Zeitschrift für angewandte Mathematik und Physik, vol. 40, pp. 440-455, 1989.

171

M. Lenzlinger and E. Snow, ``Fowler-Nordheim Tunneling into Thermally Grown $SiO_2$,'' J.Appl.Phys., vol. 40, no. 1, pp. 278-283, 1969.

172

R. Duane, A. Concannon, P. O'Sullivan, M. O'Shea, and A. Mathewson, ``Extraction of Coupling Ratios for Fowler-Nordheim Programming Conditions,'' Solid-State Electron., vol. 45, no. 2-3, pp. 235-242, 2001.

173

J. M. Caywood, C. J. Huang, and Y. J. Chang, ``A Novel Nonvolatile Memory Cell Suitable for Both Flash and Byte-Writable Applications,'' IEEE Trans.Electron Devices, vol. 49, no. 5, pp. 802-807, 2002.

174

C. Huang, ``A Novel P-Channel Flash Electrically-Erasable Programmable Read-Only Memory(EEPROM) Cell with Oxide-Nitride-Oxide (ONO) as Split Gate Channel Dielectric,'' Jpn. J. Appl. Phys., vol. 40, no. 4B, pp. 2943-2947, 2001.

175

H. Yu, Y. Hou, M. Li, and D. Kwong, ``Hole Tunneling Current Through Oxynitride/Oxide Stack and the Stack Optimization for p-MOSFETs,'' IEEE Electron Device Lett., vol. 23, no. 5, pp. 285-287, 2002.

176

R. Fowler and L. Nordheim, ``Electron Emission in Intense Electric Fields,'' Proc.Roy.Soc.A, vol. 119, pp. 173-181, 1928.

177

M. Lenzinger and E. Snow, ``Fowler-Nordheim Tunneling into Thermally Grown SiO,'' J. Appl. Phys., vol. 40, no. 1, pp. 278-283, 1969.

178

A. Gehring, Simulation of Tunneling in Semiconductor Devices.
Dissertation, Technische Universität Wien, 2003.
http://www.iue.tuwien.ac.at/phd/gehring.

179

A. Hössinger, T. Binder, W. Pyka, and S. Selberherr, ``Advanced Hybrid Cellular Based Approach for Three-Dimensional Etching and Deposition Simulation,'' in SISPAD'01 [210], pp. 424-427.

180

A. Hössinger, J. Cervenka, and S. Selberherr, ``A Multistage Smoothing Algorithm for Coupling Cellular and Polygonal Datastructures,'' in Proc. 2003 Intl. Conf. on Simulation of Semiconductor Processes and Devices, pp. 259-262, 2003.

181

H. Kirchauer and S. Selberherr, ``Three-Dimensional Photolithography Simulator Including Rigorous Nonplanar Exposure Simulation for Off-Axis Illumination,'' in Optical Microlithography XI (L. V. der Hove, ed.), pp. 764-776, SPIE, 1998.

182

H. Kirchauer and S. Selberherr, ``Rigorous Three-Dimensional Photolitography Simulation Over Nonplanar Structures,'' in 26th European Solid State Device Research Conference (G. Baccarani and M. Rudan, eds.), (Gif-sur-Yvette Cedex, France), pp. 347-350, Editions Frontieres, 1996.

183

W. Pyka, H. Kirchauer, and S. Selberherr, ``Three-Dimensional Resist Development Simulation - Benchmarks and Integration with Lithography,'' Microelectronic Engineering, vol. 53, no. (1-4), pp. 449-452, 2000.

184

A. Schenk, ``Rigorous Theory and Simplified Model of the Band-to-Band Tunneling in Silicon,'' Solid-State Electron., vol. 36, no. 1, pp. 19-34, 1993.

185

J. Doyle, ``A Thick Polysilicon Three-State Fuse,'' Motorola Technical Developments, vol. 3, pp. 31-32, 1983.

186

O. Kim, ``CMOS Trimming Circuit Based on Polysilicon Fusing,'' Electronic Letters, vol. 34, pp. 355-356, Feb 1998.

187

D. Nickel, ``Element Trimming Fusible Link,'' IBM Technical Disclosure Bulletin, vol. 26, no. 8, p. 4415, 1984.

188

J. Lloyd and M. Polcari, ``Polysilicon Fuse,'' IBM Technical Disclosure Bulletin, vol. 24, no. 7A, p. 3442, 1981.

189

D. Greve, ``Programming Mechanism of Polysilicon Resistor Fuses,'' IEEE Trans. Electron Devices, vol. 29, no. 4, pp. 719-724, 1982.

190

Y. Fukuda, S. Kohda, K. Masuda, and Y. Kitano, ``A New Fusible-Type Programmable Element Composed of Aluminum and Polysilicon,'' IEEE Trans. Electron Devices, vol. 33, no. 2, pp. 250-253, 1986.

191

A. Kalnitsky, I. Saadat, A. Bergemont, and P. Francis, ``CoSi$_{2}$ Integrated Fuses on Poly Silicon for Low Voltage 0.18$\mu$m CMOS Applications,'' in International Electron Devices Meeting Conference Proceedings, pp. 765-768, 1999.

192

D. Greve, ``Programming Mechanism of Polysilicon Fuse Links,'' in International Electron Devices Meeting Conference Proceedings, pp. 70-73, 1981.

193

S. Das and S. Lahiri, ``Transient Response of Polysilicon Fuse-Links for Programmable Memories and Circuits,'' in Semiconductor Devices (Proc. SPIE Vol.2733), (New Delhi, India), pp. 232-234, 1995.

194

A. McConnel, S. Uma, and K. Goodson, ``Thermal Conductivity of Doped Polysilicon Layers,'' in Proc. of the Int. Conference on Heat Transfer and Transport Phenomena in Microscales (G. Celata and et. al., eds.), (Begell House, New York), pp. 413-419, 2000.

195

R. Sabelka, ``A Finite Element Simulator for Three-Dimensional Analysis of Interconnect Structures,'' Microelectronics Journal, vol. 32, no. 2, pp. 163-171, 2001.

196

M. Winter, ``WebElements,''
http://www.webelements.com/webelements/index.html.

197

National Institute of Standards and Technology, Gaithersburgh, Maryland, NIST Webbook.
http://webbook.nist.gov/chemistry/name-ser.htm.

198

Automation Creations Inc., Blacksburg, Virginia, MatWeb: Material Property Data.
http://www.matweb.com.

199

C. Vahlas, P.-Y. Chevalier, and E. Blanquet, ``A Thermodynamic Evaluation of Four Si-M (M = Mo, Ta, Ti, W) Binary Systems,'' CALPHAD: Comput. Coupling Phase Diagrams Thermochem., vol. 13, no. 3, pp. 273-292, 1989.

200

M. Mandurah and K. Saraswat, ``A Model for Conduction in Polycrystalline Silicon-Part I: Theory,'' IEEE Trans. Electron Devices, vol. 28, no. 10, pp. 1163-1171, 1981.

201

C. Jung, Über die Beziehung der Psychotherapie zur Seelsorge, p. 362.
1932.

202

T. Feudel, W.Fichtner, N.Strecker, R.Zingg, G.Dallmann, and E.Döring, ``Improved Technology Understanding through Using Process Simulation and Measurements,'' in Proceedings of the Simulation of Semiconductor Processes and Devices - SISDEP 93, vol. 5, (Springer, Wien, Austria), pp. 217-220, 1993.

203

S. Rubin, Computer Aids for VLSI Design, appendix B: Caltech Intermediate Format.
Reading, Massachusetts: Addison-Wesley, 1987.
http://www.rulabinsky.com/cavd/text/chapb.html.

204

S. Rubin, Computer Aids for VLSI Design, appendix C: GDSII Format.
Reading, Massachusetts: Addison-Wesley, 1987.
http://www.rulabinsky.com/cavd/text/chapc.html.

205

S. Rubin, Computer Aids for VLSI Design, appendix D: Electronic Design Interchange Format.
Reading, Massachusetts: Addison-Wesley, 1987.
http://www.rulabinsky.com/cavd/text/chapd.html.

206

Government Electronics & Information Technology Association, Arlington, Virginia, Electronic Design Interchange Format (EDIF) Documentation.
http://www.eigroup.org.

207

S. Rubin, Computer Aids for VLSI Design, appendix E: EBES Format.
Reading, Massachusetts: Addison-Wesley, 1987.
http://www.rulabinsky.com/cavd/text/chape.html.

208

A. Goda and K. Hane, ``A Method of 1-Dimensional Device Simulation by Boltzmann Transport Equation,'' in NASECODE VI - Numerical Analysis of Semiconductor Devices and Integrated Circuits (J. Miller, ed.), (Dublin), pp. 360-365, Boole Press, 1989.

209

W. Hahn and A. Lehmann, eds., Proc. 9th European Simulation Symposium, (Passau, Germany), Society for Computer Simulation International, 1997.

210

Proc. Simulation of Semiconductor Processes and Devices, (Athens, Greece), 2001.