Literaturverzeichnis

Aba92

M.K. ABACHEV, YU.P. BARYSHEV, V.F. LUKICHEV, AND A.A. ORLIKOVSKY. Modeling of Deep Silicon Etching in Multicomponent Plasma. Vacuum, Vol. 43, 1992, pp. 565-566.

All84

R.W. ALLEN. The Modeling of Sputtering and Etching Processes on a Micro Computer. In Proceedings: Simulation of Semiconductor Devices and Processes Vol. 1, 1984, pp. 525-537.

Bär94

E. BäR AND J. LORENZ. 3-D Simulation of Low Pressure Chemical Vapor Deposition. In Proceedings: European Solid State Device Research Conference, 1994, pp. 335-338.

Bea78

K.E. BEAN. Anisotropic Etching of Silicon. IEEE Transactions on Electron Devices, Vol. ED-25, 1978, pp. 1185-1193.

Ble70

I.A. BLECH. Evaporated Film Profiles Over Steps in Substrates. Thin Solid Films, Vol. 6, 1970, pp. 113-118.

Ble83

I.A. BLECH AND H.A. VANDERPLAS. Step Coverage Simulation and Measurement in a DC Planar Magnetron Sputtering System. Journal of Applied Physics, Vol. 54, 1983, pp. 3489-3497.

Bor85

L. BORUCKI, H.H. HANSEN, AND K. VARAHRAMYAN. FEDSS-A 2D Semiconductor Fabrication Process Simulator. IBM Journal of Research and Development, Vol. 29, 1985, pp. 263-276.

Bre88

M.J. BRETT, K.L. WESTRA, AND T. SMY. Simulation of Step Coverage Profiles and Film Microstructure. In Proceedings: International Electron Devices Meeting, 1988, pp. 336-339.

Cal91

T.S. CALE, T.H. GANDY, M.K. JAIN, M. RAMASWAMI, AND G.B. RAUPP. A General Model for PVD Aluminium Deposition. In Proceedings: 1991 VLSI Multilevel Interconnection Conference, 1991, pp. 350-352.

Cha91

B. CHAZELLE. Triangulation a Simple Polygon in Linear Time. Discrete and Computational Geometry, Vol. 6, 1991, pp. 485-524.

Che90

L. CHENG, J.C. REY, J.P. MCVITTIE, AND K.C. SARASWAT. Sticking Coefficient as a Single Parameter to Characterize Step Coverage of Processes. In Proceedings: 1990 VLSI Multilevel Interconnection Conference, 1990, pp. 404-406.

Col90

D.C. COLE, E.M. BUTURLA, S.S. FURKAY, K. VARAHRAMYAN, J. SLINKMAN, J.A. MANDELMAN, D.P. FOTY, O. BULA, A.W. STRONG, J.W. PARK, T.D. LINTON JR, J.B. JOHNSON, M.V. FISCHETTI, S.E. LAUX, P.E. COTTRELL, H.G. LUSTIG, F. PILEGGI, AND D. KATCOFF. The Use of Simulation in Semiconductor Technology Development. Solid-State Electronics, Vol. 33, 1990, pp. 591-623.

Cra75

J. CRANK. The Mathematics of Diffusion. Oxford University Press, New York, 1975.

Dew91

S.K. DEW, T. SMY, AND M.J. BRETT. Thin Film Microstructure Simulation of RF Bias Planarized Metal Interconnects Using a Ballistic Deposition Model. In Proceedings: 1991 VLSI Multilevel Interconnection Conference, 1991, pp. 353-355.

Dil75

F.H. DILL, A.R. NEUREUTHER, J.A. TUTTLE, AND E.J. WALKER. Modeling Projection Printing of Positive Photoresists. IEEE Transactions on Electron Devices, Vol. ED-22, 1975, pp. 456-464.

Egu93

Y. EGUCHI, M. ISLAMRAJA, J.P. MCVITTIE, AND K. SARASWAT. Profile Modeling of Physical Vapor Deposition of and . In Proceedings: Symposium on Process Physics and Modeling in Semiconductor Technology, 1993, pp. 301-309.

Ele91

ELECTRONICS RESEARCH LABORATORY, UNIVERSITY OF CALIFORNIA, BERKELEY. SAMPLE 1.8a User Guide, 1991.

Ema88

T. EMA, S. KAWANAGO, T. NISHI, S. YOSHIDA, H. NISHIBE, T. YABU, Y. KODAMA, T. NAKANO, AND M. TAGUCHI. 3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMs. In Proceedings: International Electron Devices Meeting, 1988, pp. 592-595.

Fuj88

M. FUJINAGA, N. KOTANI, H. ODA, M. SHIRAHATA, H. GENJO, T. KATAYAMA, T. OGAWA, AND Y. AKASAKA. Three-Dimensional Topography Simulation Model Using Diffusion Equation. In Proceedings: International Electron Devices Meeting, 1988, pp. 332-335.

Fuj90

M. FUJINAGA, N. KOTANI, T. KUNIKIYO, H. ODA, M. SHIRAHATA, AND Y. AKASAKA. Three-Dimensional Topography Simulation Model: Etching and Lithography. IEEE Transactions on Electron Devices, Vol. 37, 1990, pp. 2183-2192.

Fuj91

M. FUJINAGA. 3D-Topography Simulator for Sequential Processes. In Proceedings: 1991 Symposium on VLSI Technology, 1991, pp. 80-83.

Fuj92

M. FUJINAGA, I. TOTTORI, T. KUNIKIYO, T. UCHIDA, N. KOTANI, AND Y. AKASAKA. 3D Numerical Model of BPSG Reflow Using Surface Diffusion. In Proceedings: Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits, 1992, pp. 15-20.

Gia88

C.R. GIARDINA AND E.R. DOUGHERTY. Morphological Methods in Image and Signal Processing. Prentice-Hall, New Jersey, 1988.

Hab89

P. HABERäCKER. Digitale Bildverarbeitung: Grundlagen und Anwendungen. Carl Hanser Verlag, München Wien, 1989.

Hag76

P.I. HAGOUEL. X-ray Lithographic Fabrication of Blazed Diffraction Gratings. PhD thesis, University of California, Berkeley, 1976.

Har92

K. HARAFUJI, A. MISAKA, H. NAKAGAWA, M. KUBOTA, AND N. NOMURA. Profile Predictions in Dry-Etching by a New Surface Reaction Model. In Proceedings: International Electron Devices Meeting, 1992, pp. 169-172.

Har93

K. HARAFUJI, A. MISAKA, M. KUBOTA, AND N. NOMURA. Modeling of Surface Reactions for Predicting Dry-Etched Profiles. In Proceedings: 1993 International Workshop on VLSI Process and Device Modeling, 1993, pp. 76-79.

Hed93

I.M. HEDGECOCK, D. FIELD, D.F. KLEMPERER, AND P.W. MAY. Simulation of Sidewall Profiles in Reactive Ion Etching. In Proceedings: Symposium on Process Physics and Modeling in Semiconductor Technology, 1993, pp. 491-505.

Hel92

J.J. HELMSEN, E.W. SCHECKLER, A.R. NEUREUTHER, AND C.H. SéQUIN. An Efficient Loop Detection and Removal Algorithm for 3D Surface-Based Lithography Simulation. In Proceedings: Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits, 1992, pp. 3-8.

Hen91

W. HENKE, D. MEWES, M. WEIß, G. CZECH, AND R. SCHLIEßL-HOYLER. A Study of Reticle Defects Imaged into Three-Dimensional Developed Profiles of Positive Photoresists Using the SOLID Lithography Simulator. Microelectronic Engineering, Vol. 14, 1991, pp. 283-297.

Hir91

Y. HIRAI, S. TOMIDA, K. IKEDA, M. SASAGO, M. ENDO, S. HAYAMA, AND N. NOMURA. Three-Dimensional Resist Process Simulator PEACE (Photo and Electron Beam Lithography Analyzing Computer Engineering System). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-10, 1991, pp. 802-807.

Hob91

G. HOBLER, P. PICHLER, AND K. WIMMER. PROMIS 1.5 User Guide. Institut für Mikroelektronik, Technische Universität Wien, 1991.

Hüb92

H. HüBNER. Calculations on Deposition and Redeposition in Plasma Etch Processes. Journal of Vacuum Science and Technology, Vol. 139, 1992, pp. 3302-3309.

Hub94

T.J. HUBBARD AND E.K. ANTONSSON. Emergent Faces in Crystal Etching. IEEE Journal of Micromechanical Systems, Vol. 3, 1994, pp. 19-28.

Ike89

M. IKEGAWA AND J. KOBAYASHI. Deposition Profile Simulation Using the Monte Carlo Method. In Proceedings: 1989 VLSI Process/Device Modeling Workshop, 1989, pp. 21-22.

Jäh89

B. JäHNE. Digitale Bildverarbeitung. Springer Verlag, Berlin Heidelberg, 1989.

Jew77

R.E. JEWETT, P.I. HAGOUEL, A.R. NEUREUTHER, AND T. VAN DUZER. Line-Profile Resist Development Simulation Techniques. Polymer Engineering and Science, Vol. 17, 1977, pp. 381-384.

Jew79

R. JEWETT. A String Model Etching Algorithm. Master's thesis, University of California, Berkeley, 1979.

Jon81

F. JONES AND J. PARASZCZAK. RD3D (Computer Simulation of Resist Development in Three Dimensions). IEEE Transactions on Electron Devices, Vol. ED-28, 1981, pp. 1544-1552.

Ker92

A. KERSCH, W. MOROKOFF, CH. WERNER, D. RETAINO, AND B. VOLLMER. Modeling of a Sputter Reactor Using the Direct Simulation Monte Carlo Method. In Proceedings: International Electron Devices Meeting, 1992, pp. 181-184.

Kik91

K. KIKUTA, T. KIKKAWA, AND H. AOKI. m Contact hole Filling by Reflow Sputtering. In Proceedings: 1991 Symposium on VLSI Technology, 1991, pp. 35-36.

Kim90

C.S. KIM, J.H. LEE, K.H. LEE, D.Y. KIM, J.H. LEE, AND C.D. KIM. A New Stacked Capacitor Cell for 64 Mbit DRAMs. In Proceedings: European Solid State Device Research Conference, 1990, pp. 457-460.

Led94

C. LEDL. Konvertierung rasterorienter Geometrien in polygonal begrenzte. Diplomarbeit, Technische Universität Wien, 1994.

Lee91

K.Y. LEE, Y.H. KIM, AND C.H. HWANG. New Three Dimensional Simulator for Electron Beam Lithography. In Proceedings: 1991 International Workshop on VLSI Process and Device Modeling, 1991, pp. 44-45.

Leh77

H.W. LEHMANN, L. KRAUSBAUER, AND R. WIDMER. Redeposition - A Serious Problem in rf Sputter Etching of Structures with Micrometer Dimensions. Journal of Vacuum Science and Technology, Vol. 14, 1977, pp. 281-284.

Leo88

F.A. LEON. Numerical Modeling of Glass Flow and Spin-on Planarization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7, 1988, pp. 168-173.

Leo93

F.A. LEON, S. TAZAWA, K. SAITO, A. YOSHI, AND D.L. SCHARFETTER. Numerical Algorithms for Precise Calculation of Surface Movement in 3-D Topography Simulation. In Proceedings: 1993 International Workshop on VLSI Process and Device Modeling, 1993, pp. 58-59.

Lor85

J. LORENZ, J. PELKA, H. RYSSEL, A. SACHS, A. SEIDEL, AND M. SVOBODA. COMPOSITE - A Complete Modeling Program of Silicon Technology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-4, 1985, pp. 421-430.

Lor87

W.E. LORENSON AND H.E. CLINE. Marching Cubes: A High Resolution 3D Surface Construction Algorithm. Computer Graphics, Vol. 21, 1987, pp. 163-169.

McV90a

J.P. MCVITTIE, J.C REY, L.Y. CHENG, A. BARIYA, S. RAVI, AND K. SARASWAT. SPEEDIE: A Profile Simulator for Etching and Deposition. In Proceedings: TECHNOCON, 1990, pp. 16-19.

McV90b

J.P MCVITTIE, J.C REY, L.Y. CHENG, M.M ISLAMRAJA, AND K.C. SARASWAT. LPCVD Profile Simulation Using a Re-Emission Model. In Proceedings: International Electron Devices Meeting, 1990, pp. 917-920.

McV94

J. MCVITTIE. Plasma Etching Issues for Future VLSI Devices. VLSI Technology Workshop, 1994.

Mon87

A. MONIWA, T. MATSUZAWA, T. ITO, AND H. SUNAMI. Three-Dimensional Photoresist Imaging Process Simulator for Strong Standing-Wave Effect Enviroment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-6, 1987, pp. 431-437.

Mur93

S. MURAKAWA, S. FANG, AND J.P. VITTI. Charging Effects on Ion Trajectories in Plasma Etching. In Proceedings: Symposium on Process Physics and Modeling in Semiconductor Technology, 1993, pp. 483-490.

Neu79

A.R. NEUREUTHER, C.Y. LIU, AND C.H. TING. Modeling Ion Milling. Journal of Vacuum Science and Technology, Vol. 16, 1979, pp. 1767-1771.

Neu80

A.R. NEUREUTHER, C.H. TING, AND C. LIU. Application of Line-Edge Profile Simulation to Thin-Film Deposition Processes. IEEE Transactions on Electron Devices, Vol. ED-27, 1980, pp. 1449-1455.

Neu83

A.R. NEUREUTHER. IC Process Modeling and Topography Design. Proceedings of the IEEE, Vol. 71, 1983, pp. 121-128.

Old79

W.G. OLDHAM, S.N. NANDGAONKAR, A.R. NEUREUTHER, AND M.M. O'TOOLE. A General Simulator for VLSI Lithography and Etching Processes: Part I - Application to Projection Lithography. IEEE Transactions on Electron Devices, Vol. ED-26, 1979, pp. 717-722.

Old80

W.G. OLDHAM, A.R. NEUREUTHER, C. SUNG, J.L. REYNOLDS, AND S.N. NANDGAONKAR. A General Simulator for VLSI Lithography and Etching Processes: Part II - Application to Deposition and Etching. IEEE Transactions on Electron Devices, Vol. ED-27, 1980, pp. 1455-1459.

Par91

Y.H. PARK, A.H. CHUNG, AND M.A. WARD. Step Coverage evaluation of Copper Films Prepared by Magnetron Sputtering. In Proceedings: 1991 VLSI Multilevel Interconnection Conference, 1991, pp. 295-297.

Pel88

J. PELKA, K.P. MüLLER, AND H. MADER. Simulation of Dry Etch Processes by COMPOSITE. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7, 1988, pp. 154-159.

Pel89

J. PELKA, M. WEISS, W. HOPPE, AND D. MEWES. The Influence of Ion Scattering on Dry Etch Profiles. Journal of Vacuum Science and Technology, Vol. 7, 1989, pp. 1483-1487.

Pel90a

J. PELKA. Simulation von ionenunterstützten Ätzprozessen. In Proceedings: NuTech90, 1990, pp. 19-20.

Pel90b

J. PELKA. SOLID: Comprehensive Three-Dimensional Simulation Program for Optical Microlithography, Informationsbroschüre. Frauenhofer-Institut für Mikrostrukturtechnik, 1990.

Pel91

J. PELKA. Three-Dimensional Simulation of Ion-Enhanced Dry-Etch Processes. Microelectronic Engineering, Vol. 14, 1991, pp. 269-281.

Pen83

B.R. PENUMALLI. A Comprehensive Two-Dimensional VLSI Process Simulation Program BICEPS. IEEE Transactions on Electron Devices, Vol. ED-30, 1983, pp. 986-991.

Rey81

J.L. REYNOLDS. Simulation of dry Etched Line - Edge Profiles. Master's thesis, University of California, Berkeley, 1981.

Rey90

J.C. REY, L. CHENG, J.P. MCVITTIE, AND K.C. SARASWAT. Numerical Simulation of CVD Trench Filling Using Surface Reaction Coefficient Model. In Proceedings: 1990 VLSI Multilevel Interconnection Conference, 1990, pp. 425-427.

Sch91a

E.W. SCHECKLER. Algorithms for Three-Dimensional Simulation of Etching and Deposition Processes in Integrated Circuit Fabrication. PhD thesis, University of California, Berkeley, 1991.

Sch91b

E.W. SCHECKLER, K.K.H. TOH, D.M. HOFFSTETTER, AND A.R. NEUREUTHER. 3D Lithography, Etching, and Deposition Simulation (SAMPLE-3D). In Proceedings: 1991 Symposium on VLSI Technology, 1991, pp. 97-98.

Sch91c

G. SCHUMICKI UND P. SEEGEBRECHT. Prozeßtechnologie. Springer Verlag, Berlin, 1991.

Sch92a

E.W. SCHECKLER AND A.R. NEUREUTHER. Coupling Models and Algorithms for 3D Topography Simulation: Plasma Etching, Ion Milling and Deposition in SAMPLE-3D. In Proceedings: Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits, 1992, pp. 9-14.

Sch92b

W.J. SCHROEDER, J.A. ZARGE, AND W.E. LORENSON. Decimation of Triangle Meshes. Computer Graphics, Vol. 26, 1992, pp. 65-70.

Sch93

E.W. SCHECKLER, N.N. TAM, A.K. PFAU, AND A.R. NEUREUTHER. An Efficient Volume-Removal Algorithm for Practical Three-Dimensional Lithography Simulation with Experimental Verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, 1993, pp. 1345-1356.

Sch94

E.W. SCHECKLER AND A.R. NEUREUTHER. Models and Algorithms for Three-Dimensional Topography Simulation with SAMPLE-3D. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, 1994, pp. 219-230.

Sei93

M. SEIFERT, F. RICHTER, AND R.G. SPALLEK. Simulation of Sputter Deposition Process by DUPSIM. In Proceedings: Simulation of Semiconductor Devices and Processes Vol. 5, 1993, pp. 197-200.

Sil93

SILVACO. ATHENA: 2D Process Simulation Framework, Users Manual, 1993.

Smi86

R. SMITH, M.A. TAGG, G. CARTER, AND M.J. NOBES. Erosion of Corners and Edges on an Ion-Bombarded Silicon Surface. Journal of Material Science Letters, Vol. 5, 1986, pp. 115-120.

Smy89

T. SMY, R.N. TAIT, K.L. WESTRA, AND M.J. BRETT. Simulation of Denisty Variation and Step Coverage for Via Metallization. In Proceedings: 1989 VLSI Multilevel Interconnection Conference, 1989, pp. 292-298.

Smy90

T. SMY, K.L. WESTRA, AND M.J. BRETT. Simulation of Density Variation and Step Coverage for Variety of Via/Contact Geometries Using SIMBAD. IEEE Transactions on Electron Devices, Vol. 37, 1990, pp. 591-598.

Smy91

T. SMY, N. TAIT, AND M.J. BRETT. Ballistic Deposition Simulation of Via Metallization Using a Quasi-Three-Dimensional Model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 10, 1991, pp. 130-135.

Str93a

E. STRASSER AND S. SELBERHERR. Analysis of the Fabrication Process of Multilayer Vertical Stacked Capacitors. In Proceedings: European Solid State Device Research Conference, 1993, pp. 587-590.

Str93b

E. STRASSER, K. WIMMER, AND S. SELBERHERR. A New Method for Simulation of Etching and Deposition Processes. In Proceedings: 1993 International Workshop on VLSI Process and Device Modeling, 1993, pp. 54-55.

Str94a

E. STRASSER. A Model for Ion Milling including Redeposition. Technical Report, APRDL/TSG Motorola Inc., Austin Texas, 1994.

Str94b

E. STRASSER, G. SCHROM, K. WIMMER, AND S. SELBERHERR. Accurate Simulation of Pattern Transfer Processes Using Minkowski Operations. IEICE Transactions on Electronics, Vol. E77-C, 1994, pp. 92-97.

Str94c

E. STRASSER AND S. SELBERHERR. Three-Dimensional Simulation of Step Coverage for Contact Hole Metallization. In Proceedings: European Solid State Device Research Conference, 1994, pp. 339-342.

Su93

Y.K. SU, Y.Z. JUANG, S.C. SHEI, AND B.C. FANG. A Study of Selective and Nonselective Reactive Ion Etching of Materials. Solid-State Electronics, Vol. 36, 1993, pp. 1779-1785.

Sun81

C. SUNG. Simulation and Modeling of Evaporated Deposition Profiles. Master's thesis, University of California, Berkeley, 1981.

Sze88

S.M. SZE. VLSI Technology. McGraw-Hill, 1988.

Tar88

R.E. TARJAN AND C.J. VAN WYK. An -Time Algorithm for Triangulating a Simple Polygon. In Proceedings: SIAM Journal on Computing, 1988, pp. 143-178.

Taz89

S. TAZAWA, S. MATSUO, AND K. SAITO. Unified Topography Simulator for Complex Reaction including both Deposition and Etching. In Proceedings: 1989 Symposium on VLSI Technology, 1989, pp. 45-46.

Taz92a

S. TAZAWA, F.A. LEON, G.D. ANDERSON, T. ABE, K. SAITO, A. YOSHII, AND D.L. SCHARFETTER. 3-D Topography Simulation of Via Holes Using Generalized Solid Modeling. In Proceedings: International Electron Devices Meeting, 1992, pp. 173-176.

Taz92b

S. TAZAWA, S. MATSUO, AND K. SAITO. A General Charakterization and Simulation Method for Deposition and Etching Technology. IEEE Transactions on Semiconductor Manufactoring, Vol. 5, 1992, pp. 27-33.

Tec94

TECHNOLOGY MODELLING ASSOCIATES. DONATELLO 1.0.0: Two-Dimensional Simulation Program for Deposition and Etching, Users Manual, 1994.

Tem91

D. TEMMLER. Multilayer Vertical Stacked Capacitors (MVSTC) for 64Mbit and 256Mbit DRAMs. In Proceedings: 1991 Symposium on VLSI Technology, 1991, pp. 13-14.

Thu90

T. THURGATE. Segment Based Etch Algorithm and Modeling. In Proceedings: Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits, 1990, pp. 5-6.

Thu91

T. THURGATE. Segment-Based Etch Algorithm and Modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 10, 1991, pp. 1101-1109.

Toh90

K.K.H. TOH. Algorithms for Three-Dimensional Simulation of Photoresist Development. PhD thesis, University of California, Berkeley, 1990.

Toh94

K.K.H. TOH, A.R. NEUREUTHER, AND E.W. SCHECKLER. Algorithms for Simulation of Three-Dimensional Etching. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, 1994, pp. 616-624.

UF89

J.I. ULACIA-FRESNEDO AND J.P. MCVITTIE. A Two-Dimensional Computer Simulation for Dry Etching Using Monte Carlo Techniques. Journal of Applied Physics, Vol. 65, 1989, pp. 1484-1491.

Ula89

J.I. ULACIA, F.S. HOWELL, H. KOERNER, AND CH. WERNER. Flow and Reaction Simulation of a Tungsten CVD Reactor. In Proceedings: 1989 VLSI Process/Device Modeling Workshop, 1989, pp. 19-20.

Vos91

K. VOSS UND H. SüßE. Praktische Bildverarbeitung. Carl Hanser Verlag, München Wien, 1991.

Wak89

W. WAKAMIYA, Y. TANAKA, H. KIMURA, H. MIYATAKE, AND S. SATOH. Novel Stacked Capacitor Cell for 64Mb DRAM. In Proceedings: Symposium on VLSI Technology, 1989, pp. 69-70.

Wat88

H. WATANABE, K. KUROSAWA, AND S. SAWADA. Stacked Capacitor Cells for High-Density Dynamic RAMs. In Proceedings: International Electron Devices Meeting, 1988, pp. 600-603.

Wer93

CH. WERNER. Equipment Simulation - State of the Art and Future Challenges. In Proceedings: 1993 International Workshop on VLSI Process and Device Modeling, 1993, pp. 6-9.

Wes89

K.L. WESTRA, T. SMY, AND M.J. BRETT. Simulation by Ballistic Deposition of Local Density Variation and Step Coverage for Via Metallization. IEEE Transactions on Electron Devices, Vol. 10, 1989, pp. 198-199.

Wid88

D. WIDMANN, H. MADER, AND H. FRIEDRICH. Technologie hochintegrierter Schaltungen. Springer Verlag, Berlin, 1988.

Wil92

H. WILLE AND E.P. BURTE. A dual Sticking Coefficient Chemical Vapor Deposition Model. In Proceedings: European Solid State Device Research Conference, 1992, pp. 503-506.

Yam87

S. YAMAMOTO, T. KURE, M. OHGO, T. MATSUZAMA, S. TACHI, AND H. SUNAMI. A Two-Dimensional Etching Profile Simulator: ESPRIT. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-6, 1987, pp. 417-422.

Zhe94

J. ZHENG AND J.P. MCVITTIE. Modeling of Side Wall Passivation and Ion Saturation Effects on Etching Profiles. In Proceedings: Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits, 1994, pp. 37-40.