next up previous contents
Next: List of Tables Up: Dissertation Helmut Brech Previous: Publications


List of Figures
 

  • Figure 1.1 Gain per amplifier stage and output power of amplifiers with HEMTs, HBTs, and other FETs.

  •  
  • Figure 2.1 Schematic cross section of a High Electron Mobility Transistor (HEMT). Depending on the use of GaAs or AlGaAs for the buffer layer the HEMT is called single heterojunction HEMT (SH­HEMT) or double heterojunction HEMT (DH­HEMT) respectively.

  •  
  • Figure 2.2 Lattice constant versus band gap of the most important semiconductors. The bold line represents the AlGaAs/InGaAs system. The lattice constant of GaAs and AlAs are very similar whereas the lattice constant of InGaAs is significantly larger for all In contents.

  •  
  • Figure 2.3 Conduction band diagram of a delta doped HEMT. The Fermi level EF and the quantum energy level Ee of the electrons in the channel are indicated by the dashed line.

  •  
  • Figure 2.4 Electron drift velocity in GaAs, InAs and InGaAs bulk material versus electric field. III-V semiconductors typically exhibit a local maximum in the v(E) characteristics. The velocity is increased with the In content in the whole range of electric field.

  •  
  • Figure 2.5 Critical thickness (bold line) of a GaAs/InxGa1-xAs/GaAs single quantum well according to the theory of Matthews and Blakeslee. Empty symbols represent samples with low dislocation density and filled symbols samples with high dislocation density. Samples with moderate dislocation density are indicated by the asterisks.

  •  
  • Figure 2.6 Schematic conduction band diagram of an InGaAs quantum well with AlGaAs barriers. For the energy difference of an electron to surmount the barrier the change in Eg due to strain as well as the quantum levels of electrons in the channel have to be taken into account.

  •  
  • Figure 2.7 Conduction band offset of an unstrained and strained Al0.2Ga0.8As/InxGa1­xAs/Al0.2Ga0.8As quantum well. Electron quantum level for the quantum wells along the critical thickness (dashed line). Effective conduction band offset DEC eff according to Figure 2.6 (bold line).

  •  
  • Figure 3.1 Equivalent circuit model for parameter extraction. It includes the intrinsic device, the series resitances to all three terminals as well as the parasitic capacitances and inductances of the contacting network.

  •  
  • Figure 3.2 Total capacitance of HEMTs versus gate width at VDS=2.0V. The capacitances are calculated using (12) with measured gm and fT of devices with gate widths Lw= 80, 180, 360 µm. For all VGS a linear fit can be found. The intercept determines the constant part of Ctot, i. e. CPG + CPG.

  •  
  • Figure 3.3 Definition of voltages and capacitances of a FET.

  •  
  • Figure 4.1 Schematic conduction band diagram of the heterojunction between an InGaAs channel and an AlGaAs barrier. The effective barrier height DEC is lowered by dEC due to tunneling of electrons through the energy barrier.

  •  
  • Figure 4.2 Schematic conduction band diagram and electron distribution in the channel of a delta doped DH­HEMT. The wave of the electron distribution obtained from quantum mechanical considerations extends several nano meters into the barrier layers.

  •  
  • Figure 4.3 Carrier temperature along the channel of a HEMT obtained implicitly by DD simulation (bold line) and directly by HD simulation (dashed line).

  •  
  • Figure 4.4 Driving force along the channel of a HEMT obtained by DD simulation (bold line) and by HD simulation (dashed line).

  •  
  • Figure 5.1 SEM photograph of a HEMT. The ohmic source and drain contacts can be identified by the alloy penetrating into the cap layers whereas the Schottky gate contact builds a sharp interface.

  •  
  • Figure 5.2 Schematic cross section of the simulated HEMTref. The region for which different models are investigated are indicated by the hatched areas.

  •  
  • Figure 5.3 Measured and simulated transfer characteristics. The simulations are performed with the nominal layer structure and a interface model with and without tunneling.

  •  
  • Figure 5.4 Measured and simulated transfer characteristics. The simulations are performed with different geometric contact models. Either with source and drain contacts directly on the channel or source and drain only on top of the cap layers.

  •  
  • Figure 5.5 Measured and simulated transconductance. The simulations are performed with different geometric contact models. With source and drain contacts directly on the channel and source and drain only on top of the cap layers.

  •  
  • Figure 5.6 Current density of the HEMT geometry with directly contacted channel at VDS = 2.0 V and VGS = 0.5 V. In addition to the current conducted through the cap a large fraction is conducted directly from source through the channel to the drain. The geometry is not in linear scale.

  •  
  • Figure 5.7 Current density of the HEMT geometry with contacts only on top of the cap layer at VDS = 2.0 V and VGS = 0.5 V. All electrons from the channel which contribute to ID have to be partially conducted in AlGaAs layers. The geometry is not in linear scale.

  •  
  • Figure 5.8 Schematic cross section of a power HEMT with different thickness of undoped supply layer.

  •  
  • Figure 5.9 Measured and simulated transfer characteristics of two devices which differ only in their thickness of undoped AlGaAs supply layer between the ohmic contacts and the channel.

  •  
  • Figure 5.10 SEM picture of the contact metals of a HEMT from the backside with removed semiconductor. A gate finger as well as alloyed ohmic contacts on both sides are shown. Some remaining GaAs can be observed by the lighter spots on source and drain.

  •  
  • Figure 5.11 Measured transfer characteristics and transconductance of a DH-HEMT. The characteristics can be divided into five regions, each owing to a major physical effect.

  •  
  • Figure 5.12 Measured and simulated transfer characteristics for different transport models. Circles indicate DD in all layers, squares HD in the channel and DD in the remaining layers, and triangles HD in the channel and supply layer, DD in the remaining layers.

  •  
  • Figure 5.13 Electron velocities in the channel at VDS = 2.0 V and VGS = 0.0 V with a hydrodynamic (bold line) and drift diffusion transport model (bold dashed line) in the channel. The electron velocity in the supply layer at VDS = 2.0 V and VGS = 0.8 V with a hydrodynamic and drift diffusion transport model is indicated by the thin bold line and thin dashed line, respectively.

  •  
  • Figure 5.14 Measured and simulated transconductance for different transport models. Circles indicate DD in all layers, squares HD in the channel and DD in the remaining layers, and triangles HD in the channel and supply layer, DD in the remaining layers.

  •  
  • Figure 5.15 gm max int versus the equilibrium sheet carrier density ns0.

  •  
  • Figure 5.16 gm max int versus the electron low field mobility for different gate lengths.

  •  
  • Figure 5.17 gm max int versus the saturation velocity of the electrons in the channel.

  •  
  • Figure 5.18 gm max int versus the gate length.

  •  
  • Figure 5.19 gm max int versus the gate to channel separation.

  •  
  • Figure 5.20 Electron velocities in the channel at VDS = 2.0 V and VGS = 0.5 V. The bold line indicates a reference simulation with vsat = 1.1 * 105 ms-1, b = 0.9, and tw = 0.18 ps. In the simulation indicated by symbols one parameter is changed.

  •  
  • Figure 5.21 Electron velocities in the channel calculated by Monte Carlo and mixed DD/HD simulations at VDS = 2.0 V and VGS = 0.5 V.

  •  
  • Figure 5.22 Simulated transfer characteristics with different parameters governing. A change in the tunnel coefficients Bi has a similar effect on the transfer characteristics than a change in the tw of the HD model in the channel.

  •  
  • Figure 5.23 Gate capacitance extracted from S­parameter measurements and mixed DD/HD simulations using a quasi static approximation at VDS = 2.0 V. An increase in electron velocity reduces CG but increases ID. This way the electron velocity can be separated from the electron concentration.

  •  
  • Figure 5.24 Measured output characteristics of HEMTref. The characteristics with the highest current is obtained for VGS = 1.0 V. The remaining curves are separated by DVGS = 0.2 V.

  •  
  • Figure 5.25 Measured (lines without symbols) and simulated (lines with circles) output characteristics of HEMTref. The characteristics with the highest currents are obtained for VGS = 1.0 V. The remaining curves are separated by DVGS = 0.2 V.

  •  
  • Figure 5.26 DC and pulsed measurement of output characteristics of a power HEMT taken from [64].

  •  
  • Figure 6.1 Most important design parameters for HEMTs which are defined by the process technology.

  •  
  • Figure 6.2 SEM photograph of a HEMT with a gate structure produced by a side wall spacer technology. The cross section of the gate can be characterized by the distances LG, LT, dT and dG.

  •  
  • Figure 6.3 Principle steps of a sidewall spacer process.

  •  
  • Figure 6.4 SEM photograph of a gate cross section obtained by EBL (NTT [71]).

  •  
  • Figure 6.5 Conduction band diagram and the electron distribution in the channel of a HEMT biased near the threshold voltage VT.

  •  
  • Figure 6.6 Schematic cross section of a low noise SH­HEMT with homogeneously doped supply layer. The parameters investigated in this section are dGC, LG, LR, and er.

  •  
  • Figure 6.7 Measured and simulated transfer characteristics of HEMT A and HEMT B at VDS = 2.0 V

  •  
  • Figure 6.8 Measured and simulated transconductance of HEMT A and HEMT B at VDS = 2.0 V

  •  
  • Figure 6.9 Simulated CG of HEMT A and HEMT B at VDS = 2.0 V

  •  
  • Figure 6.10 Measured (bold line without symbols) and simulated transfer characteristics of HEMT C with the nominal dGC (circles) and dGC - 1.7 nm (triangles) at VDS = 2.0 V

  •  
  • Figure 6.11 Measured (bold line without symbols) and simulated transconductance of HEMT C with the nominal dGC (circles) and dGC - 1.7 nm (triangles) at VDS = 2.0 V

  •  
  • Figure 6.12 Simulated CG of HEMT A (squares) and HEMT C (circles) at VDS = 2.0 V

  •  
  • Figure 6.13 Measured (bold line without symbols) and calculated fT with simulated (squares) and extracted (triangles) CG and gm at VDS = 2.0 V

  •  
  • Figure 6.14 Measured (filled symbols) and simulated (open symbols) DC output conductance go versus the gate length at the bias point VGS = 0.2 V and VDS = 2.0 V

  •  
  • Figure 6.15 Measured (filled squares) and simulated fT versus LG for a passivated HEMT with er = 7 (filled circles) and er = 0 (open circles) at VGS = 0.2 V and VDS = 2.0 V

  •  
  • Figure 6.16 Simulated gate capacitance CG vs. gate length LG for two different er at VDS = 2.0 V, ID = 160 mA/mm.

  •  
  • Figure 6.17 Simulated fT versus LR for a passivated HEMT with er = 7 (filled symbols) and er = 0 (open symbols) at VGS = 0.2 V and VDS = 2.0 V

  •  
  • Figure 6.18 Simulated fT and fmax versus LR for a passivated HEMT with er = 7 (circles) and er = 1 (squares) at VGS = 0.2 V and VDS = 2.0 V

  •  
  • Figure 6.19 Amplifier circuit with a HEMT biased at VDS and VGS DC. Additionally an RF input signal is applied. The HEMT is driving a 50 W load resistor and a network with the impedance Z.

  •  
  • Figure 6.20 Measured DC output characteristics of HEMTref. With a DC bias of VDS, DC = 3 V and VGS DC = 0.35 V and a sinusoidal input signal with GHz ID/VDS characteristics over time in plane AA' (Figure 6.19) can be obtained by circuit simulation with the HP software MDS. The largest trajectory is obtained for an input signal amplitude of 0.3 V the smallest for 0.01 V.

  •  
  • Figure 6.21 Schematic cross section of the simulated power DH­HEMTs with double recess. The shape of the T­gate is characterized by LG, LT, dT and dG. er 1 and er 2 account for a certain passivation dielectric.

  •  
  • Figure 6.22 Simulated (bold line without symbols) and measured (line with symbols) transfer characteristics for VDS = 2.0 V.

  •  
  • Figure 6.23 Simulated (bold line) and measured (line with symbols) transconductance gm at VDS = 2.0V.

  •  
  • Figure 6.24 Electric field distribution in the channel at VDS = 10.0 V.max is shifted from the drain end of the gate to the end of the double recess if the conductivity of the channel is increased by increasing VGS.

  •  
  • Figure 6.25 Electric field distribution in the channel at VDS = 10 V and VGS = 0.8 V. To reduce max the thickness of the recessed cap has to be such that  is equally distributed under the recess.

  •  
  • Figure 6.26 The reduction of max at VDS = 10 V and VGS < VT goes along with a reduction of gm at the active bias point VDS = 2.0 V and VGS = 0.4 V. A strong increase of CG leads to a reduced fT for small LR.

  •  
  • Figure 6.27 Maximum electric field in the channel versus the thickness of the recessed cap dDR for an open channel bias point (VDS = 10 V, VGS = 0.8 V). Parameter is the length of that recess LDR.

  •  
  • Figure 6.28 Maximum transconductance gm versus the thickness of the recessed cap dDR at VDS = 2.0 V and VGS = 0.4 V. Parameter is the length of that recess LDR.

  •  
  • Figure 6.29 Gate capacitance CG versus the thickness of the recessed cap dDR at VDS = 2.0 V and VGS = 0.4 V. Parameter is the length of that recess LDR.

  •  
  • Figure 6.30 Current gain cut-off frequency fT versus the thickness of the recessed cap dDR at VDS = 2.0 V and VGS = 0.4 V. Parameter is the length of that recess LDR.

  •  
  • Figure 6.31 Simulated and measured current gain cut-off frequency fT at VDS = 2.0 V, ID = 160 mA/mm.

  •  
  • Figure 6.32 Simulated gate capacitance CG vs. gate length LG for two different er at VDS = 2.0 V, ID = 160 mA/mm.

  •  
  • Figure 6.33 Electric field of the simulated HEMT in true scale at VDS = 2.0 V, VGS = 0.4 V.

  •  
  • Figure 6.34 Capacitances CG, CGS, CGD, and the ratio CGS /CGD as a function of passivation thickness.

  •  
  • Figure 6.35 Simulated gate capacitance CG vs. gate length LG for two different er at VDS = 2.0 V, ID = 160 mA/mm.

  •  
  • Figure 6.36 Parameters to investigate the influence of the gate cross section on CG.

  •  
  • Figure 6.37 Simulated gate capacitance CG and current gain cut-off frequency fT for LG = 220 nm and different gate cross sections (VDS = 2.0 V, VGS = 0.4 V). All calculations for LT = 800 nm.

  •  
  • Figure 6.38 Schematic cross section of the investigated millimeter wave HEMT.

  •  
  • Figure 6.39 Simulated (lines without symbols) and measured (lines with symbols) transfer characteristics of two millimeter wave HEMTs with different recess depths.

  •  
  • Figure 6.40 Simulated (lines without symbols) and measured (lines with symbols) transconductance of two millimeter wave HEMTs with different recess depths.

  •  
  • Figure 6.41 Simulated gm and VT versus dGC. Both gm and VT is almost linear dependent on dGC for the given range of dGC.

  •  
  • Figure 6.42 Simulated gm and VT versus LG for devices with dGC = 10 nm and dGC = 13 nm. Both the gm and fT characteristics are non linear due to short channel effects.

  •  
  • Figure 6.43 Simulated g0 versus LG. g0 is underestimated due to a DD model in the buffer layer and disregarding impact ionization in the simulation. The principle dependence on LG is simulated very realistically.

  •  
  • Figure 6.44 Simulated fT versus LG for two different dGC. The characteristics reveal a cross over for dGC = 10 nm and dCG = 13 nm for both passivated and unpassivated devices.

  •  
  • Figure 6.45 Simulated CG versus LG for dGC = 10 nm and dGC = 13 nm. To deduce the parameters A1, A2, and A3 for both dGC the passivated and unpassivated case is shown.

  •  
  • Figure 6.46 Dependence of gm, CG, and fT on dGC. The strong increase of CG with a reduction of dGC almost compensates the improvements in fT. Only a moderate increase is obtained.

  •  
  • Figure 6.47 fT versus dGC for different assumptions on the gate capacitance. For er = 7 the characteristics of Figure 6.46 is obtained. er = 1 represents unpassivated devices. The slope of the characteristics is even positive if only the contribution of CG dependent on LG is considered.

  •  
  • Figure 6.48 fT and fmax versus LR for passivated and unpassivated devices. The maximum of fmax is reached for significant larger values of LR due to the larger impact of CGD on fmax than on fT.

  •  
  • Figure 6.49 fT and fmax versus dP. Only a moderate increase in fT and fmax is obtained for a reduction of dP from 700 nm to 200 nm. If the passivation is removed in regions with high electric field the increase in both fT and fmax is much more significant.

  •  
  • Figure 6.50 Contributions to CGS due to backside doping (dots), channel (short dashes) and upper barrier doping (long dashes).

  •  
  • Figure 6.51 Simulated and extracted CGS of the investigated millimeter wave HEMT at VDS=3.0 V.

  •  
  • Figure 6.52 Simulated CGS of the same HEMT but with different backside doping at VDS=3.0 V.

  •  
  • Figure 6.53 Layout of the measured VCO with buffer amplifier.

  •  
  • Figure 6.54 Measured fosc of the VCO versus the tuning voltage VGS and the extracted CGS of the HEMT used in the VCO.
  •  

    next up previous contents
    Next: List of Tables Up: Dissertation Helmut Brech Previous: Publications

    Helmut Brech
    1998-03-11